Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.92 98.23 96.58 99.44 96.00 96.37 100.00 98.85


Total test records in report: 1120
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html
T802 /workspace/coverage/default/39.pwrmgr_wakeup_reset.4169775831 Jul 02 09:48:45 AM PDT 24 Jul 02 09:48:50 AM PDT 24 154799184 ps
T803 /workspace/coverage/default/8.pwrmgr_reset_invalid.307671767 Jul 02 09:47:06 AM PDT 24 Jul 02 09:47:08 AM PDT 24 125239723 ps
T804 /workspace/coverage/default/22.pwrmgr_lowpower_invalid.1007513397 Jul 02 09:47:49 AM PDT 24 Jul 02 09:47:52 AM PDT 24 44857165 ps
T805 /workspace/coverage/default/32.pwrmgr_smoke.1584807244 Jul 02 09:48:04 AM PDT 24 Jul 02 09:48:06 AM PDT 24 63767401 ps
T806 /workspace/coverage/default/1.pwrmgr_stress_all.1916305039 Jul 02 09:46:43 AM PDT 24 Jul 02 09:46:48 AM PDT 24 1688428855 ps
T807 /workspace/coverage/default/12.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2831089052 Jul 02 09:47:13 AM PDT 24 Jul 02 09:47:18 AM PDT 24 746797789 ps
T808 /workspace/coverage/default/31.pwrmgr_sec_cm_ctrl_config_regwen.2653821725 Jul 02 09:48:26 AM PDT 24 Jul 02 09:48:31 AM PDT 24 248912811 ps
T809 /workspace/coverage/default/6.pwrmgr_sec_cm_rstmgr_intersig_mubi.4054210547 Jul 02 09:47:11 AM PDT 24 Jul 02 09:47:13 AM PDT 24 110174986 ps
T184 /workspace/coverage/default/29.pwrmgr_disable_rom_integrity_check.210995904 Jul 02 09:47:59 AM PDT 24 Jul 02 09:48:02 AM PDT 24 90630409 ps
T810 /workspace/coverage/default/10.pwrmgr_wakeup_reset.3590087895 Jul 02 09:47:21 AM PDT 24 Jul 02 09:47:23 AM PDT 24 191882340 ps
T811 /workspace/coverage/default/6.pwrmgr_reset_invalid.2996942199 Jul 02 09:47:15 AM PDT 24 Jul 02 09:47:18 AM PDT 24 98367285 ps
T812 /workspace/coverage/default/36.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1199405982 Jul 02 09:48:46 AM PDT 24 Jul 02 09:48:53 AM PDT 24 890926498 ps
T82 /workspace/coverage/default/23.pwrmgr_stress_all_with_rand_reset.2532015438 Jul 02 09:48:02 AM PDT 24 Jul 02 09:48:20 AM PDT 24 5093722041 ps
T813 /workspace/coverage/default/11.pwrmgr_disable_rom_integrity_check.2709190403 Jul 02 09:47:29 AM PDT 24 Jul 02 09:47:34 AM PDT 24 53703261 ps
T814 /workspace/coverage/default/4.pwrmgr_lowpower_wakeup_race.1704915257 Jul 02 09:46:54 AM PDT 24 Jul 02 09:46:56 AM PDT 24 219300008 ps
T815 /workspace/coverage/default/16.pwrmgr_sec_cm_ctrl_config_regwen.2865918843 Jul 02 09:47:28 AM PDT 24 Jul 02 09:47:31 AM PDT 24 128117871 ps
T816 /workspace/coverage/default/27.pwrmgr_wakeup.3824207736 Jul 02 09:48:04 AM PDT 24 Jul 02 09:48:07 AM PDT 24 463840839 ps
T817 /workspace/coverage/default/16.pwrmgr_lowpower_wakeup_race.489682779 Jul 02 09:47:29 AM PDT 24 Jul 02 09:47:33 AM PDT 24 114980676 ps
T818 /workspace/coverage/default/15.pwrmgr_sec_cm_rstmgr_intersig_mubi.2138722616 Jul 02 09:47:30 AM PDT 24 Jul 02 09:47:36 AM PDT 24 70055390 ps
T819 /workspace/coverage/default/39.pwrmgr_esc_clk_rst_malfunc.3277942621 Jul 02 09:48:28 AM PDT 24 Jul 02 09:48:32 AM PDT 24 31917277 ps
T820 /workspace/coverage/default/27.pwrmgr_sec_cm_rstmgr_intersig_mubi.1951807703 Jul 02 09:48:03 AM PDT 24 Jul 02 09:48:05 AM PDT 24 145116944 ps
T821 /workspace/coverage/default/34.pwrmgr_aborted_low_power.510129496 Jul 02 09:48:23 AM PDT 24 Jul 02 09:48:28 AM PDT 24 28340736 ps
T822 /workspace/coverage/default/7.pwrmgr_lowpower_invalid.125306705 Jul 02 09:47:12 AM PDT 24 Jul 02 09:47:14 AM PDT 24 130491520 ps
T823 /workspace/coverage/default/13.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2882025185 Jul 02 09:47:25 AM PDT 24 Jul 02 09:47:37 AM PDT 24 933163780 ps
T824 /workspace/coverage/default/34.pwrmgr_smoke.3643013962 Jul 02 09:48:17 AM PDT 24 Jul 02 09:48:19 AM PDT 24 40031953 ps
T825 /workspace/coverage/default/37.pwrmgr_global_esc.538358114 Jul 02 09:48:29 AM PDT 24 Jul 02 09:48:33 AM PDT 24 69206866 ps
T826 /workspace/coverage/default/40.pwrmgr_aborted_low_power.1878777648 Jul 02 09:48:46 AM PDT 24 Jul 02 09:49:02 AM PDT 24 228776881 ps
T827 /workspace/coverage/default/3.pwrmgr_disable_rom_integrity_check.3221480015 Jul 02 09:47:02 AM PDT 24 Jul 02 09:47:05 AM PDT 24 74054503 ps
T828 /workspace/coverage/default/38.pwrmgr_wakeup.972715103 Jul 02 09:48:24 AM PDT 24 Jul 02 09:48:29 AM PDT 24 257164574 ps
T829 /workspace/coverage/default/12.pwrmgr_esc_clk_rst_malfunc.2915311845 Jul 02 09:47:26 AM PDT 24 Jul 02 09:47:29 AM PDT 24 45594222 ps
T830 /workspace/coverage/default/17.pwrmgr_wakeup_reset.1399155575 Jul 02 09:47:42 AM PDT 24 Jul 02 09:47:46 AM PDT 24 161770046 ps
T831 /workspace/coverage/default/34.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2805048395 Jul 02 09:48:32 AM PDT 24 Jul 02 09:48:39 AM PDT 24 904081111 ps
T832 /workspace/coverage/default/4.pwrmgr_escalation_timeout.1119315804 Jul 02 09:46:50 AM PDT 24 Jul 02 09:46:52 AM PDT 24 165322740 ps
T833 /workspace/coverage/default/42.pwrmgr_sec_cm_ctrl_config_regwen.280521919 Jul 02 09:48:50 AM PDT 24 Jul 02 09:48:54 AM PDT 24 150553344 ps
T834 /workspace/coverage/default/40.pwrmgr_esc_clk_rst_malfunc.1554086769 Jul 02 09:48:49 AM PDT 24 Jul 02 09:48:54 AM PDT 24 36249205 ps
T835 /workspace/coverage/default/41.pwrmgr_stress_all_with_rand_reset.750146148 Jul 02 09:48:37 AM PDT 24 Jul 02 09:48:56 AM PDT 24 8377078779 ps
T836 /workspace/coverage/default/21.pwrmgr_smoke.1444513216 Jul 02 09:47:49 AM PDT 24 Jul 02 09:47:51 AM PDT 24 29493396 ps
T837 /workspace/coverage/default/37.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.877350924 Jul 02 09:48:34 AM PDT 24 Jul 02 09:48:41 AM PDT 24 2183890181 ps
T838 /workspace/coverage/default/23.pwrmgr_lowpower_wakeup_race.3392056697 Jul 02 09:47:56 AM PDT 24 Jul 02 09:47:59 AM PDT 24 351761872 ps
T839 /workspace/coverage/default/14.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2039364391 Jul 02 09:47:33 AM PDT 24 Jul 02 09:47:41 AM PDT 24 884126236 ps
T840 /workspace/coverage/default/43.pwrmgr_global_esc.1663892571 Jul 02 09:48:37 AM PDT 24 Jul 02 09:48:45 AM PDT 24 36768861 ps
T841 /workspace/coverage/default/43.pwrmgr_lowpower_wakeup_race.2912889149 Jul 02 09:48:37 AM PDT 24 Jul 02 09:48:45 AM PDT 24 240698477 ps
T842 /workspace/coverage/default/0.pwrmgr_global_esc.3810729351 Jul 02 09:46:39 AM PDT 24 Jul 02 09:46:42 AM PDT 24 37897860 ps
T843 /workspace/coverage/default/30.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3161917 Jul 02 09:48:19 AM PDT 24 Jul 02 09:48:24 AM PDT 24 1195121469 ps
T844 /workspace/coverage/default/25.pwrmgr_reset.2471295326 Jul 02 09:47:56 AM PDT 24 Jul 02 09:47:58 AM PDT 24 90240740 ps
T845 /workspace/coverage/default/32.pwrmgr_stress_all.2565403811 Jul 02 09:48:44 AM PDT 24 Jul 02 09:48:51 AM PDT 24 638921990 ps
T846 /workspace/coverage/default/21.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.4101154033 Jul 02 09:47:36 AM PDT 24 Jul 02 09:47:42 AM PDT 24 1162258018 ps
T26 /workspace/coverage/default/2.pwrmgr_sec_cm.4259323739 Jul 02 09:46:43 AM PDT 24 Jul 02 09:46:47 AM PDT 24 1052993746 ps
T847 /workspace/coverage/default/36.pwrmgr_sec_cm_rstmgr_intersig_mubi.4058919976 Jul 02 09:48:27 AM PDT 24 Jul 02 09:48:31 AM PDT 24 137793146 ps
T848 /workspace/coverage/default/45.pwrmgr_escalation_timeout.352146830 Jul 02 09:48:39 AM PDT 24 Jul 02 09:48:47 AM PDT 24 184991094 ps
T849 /workspace/coverage/default/4.pwrmgr_global_esc.2863080598 Jul 02 09:47:01 AM PDT 24 Jul 02 09:47:03 AM PDT 24 60417874 ps
T850 /workspace/coverage/default/21.pwrmgr_wakeup.2656850610 Jul 02 09:47:39 AM PDT 24 Jul 02 09:47:43 AM PDT 24 245489442 ps
T851 /workspace/coverage/default/25.pwrmgr_lowpower_invalid.3223006761 Jul 02 09:47:49 AM PDT 24 Jul 02 09:47:51 AM PDT 24 41202587 ps
T852 /workspace/coverage/default/34.pwrmgr_esc_clk_rst_malfunc.2868499705 Jul 02 09:49:18 AM PDT 24 Jul 02 09:49:26 AM PDT 24 29079387 ps
T853 /workspace/coverage/default/28.pwrmgr_sec_cm_ctrl_config_regwen.2140743825 Jul 02 09:47:57 AM PDT 24 Jul 02 09:48:00 AM PDT 24 227467113 ps
T854 /workspace/coverage/default/31.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3007860607 Jul 02 09:48:12 AM PDT 24 Jul 02 09:48:16 AM PDT 24 1301326204 ps
T855 /workspace/coverage/default/26.pwrmgr_smoke.3551503207 Jul 02 09:48:03 AM PDT 24 Jul 02 09:48:06 AM PDT 24 31648080 ps
T856 /workspace/coverage/default/22.pwrmgr_stress_all.3155497777 Jul 02 09:47:47 AM PDT 24 Jul 02 09:47:53 AM PDT 24 2009811560 ps
T857 /workspace/coverage/default/17.pwrmgr_sec_cm_ctrl_config_regwen.2562326292 Jul 02 09:47:41 AM PDT 24 Jul 02 09:47:45 AM PDT 24 293336156 ps
T858 /workspace/coverage/default/0.pwrmgr_reset_invalid.3787114666 Jul 02 09:46:44 AM PDT 24 Jul 02 09:46:48 AM PDT 24 418627610 ps
T859 /workspace/coverage/default/8.pwrmgr_lowpower_wakeup_race.560465858 Jul 02 09:47:03 AM PDT 24 Jul 02 09:47:05 AM PDT 24 70118520 ps
T860 /workspace/coverage/default/20.pwrmgr_stress_all.4147307116 Jul 02 09:47:38 AM PDT 24 Jul 02 09:47:42 AM PDT 24 709427776 ps
T861 /workspace/coverage/default/5.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2842878320 Jul 02 09:47:08 AM PDT 24 Jul 02 09:47:11 AM PDT 24 913551976 ps
T862 /workspace/coverage/default/25.pwrmgr_reset_invalid.2749513426 Jul 02 09:47:52 AM PDT 24 Jul 02 09:47:55 AM PDT 24 119122619 ps
T863 /workspace/coverage/default/30.pwrmgr_sec_cm_rstmgr_intersig_mubi.871746535 Jul 02 09:48:10 AM PDT 24 Jul 02 09:48:14 AM PDT 24 77057490 ps
T864 /workspace/coverage/default/37.pwrmgr_reset.565576416 Jul 02 09:48:43 AM PDT 24 Jul 02 09:48:49 AM PDT 24 151250862 ps
T865 /workspace/coverage/default/29.pwrmgr_esc_clk_rst_malfunc.4108093103 Jul 02 09:48:16 AM PDT 24 Jul 02 09:48:19 AM PDT 24 60405618 ps
T866 /workspace/coverage/default/10.pwrmgr_lowpower_invalid.3782083734 Jul 02 09:47:26 AM PDT 24 Jul 02 09:47:28 AM PDT 24 44038464 ps
T867 /workspace/coverage/default/33.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2956021427 Jul 02 09:48:36 AM PDT 24 Jul 02 09:48:45 AM PDT 24 1245513037 ps
T868 /workspace/coverage/default/21.pwrmgr_esc_clk_rst_malfunc.3756278633 Jul 02 09:47:52 AM PDT 24 Jul 02 09:47:55 AM PDT 24 69768879 ps
T869 /workspace/coverage/default/2.pwrmgr_escalation_timeout.4068861795 Jul 02 09:47:05 AM PDT 24 Jul 02 09:47:07 AM PDT 24 881541989 ps
T870 /workspace/coverage/default/31.pwrmgr_disable_rom_integrity_check.2132128916 Jul 02 09:48:15 AM PDT 24 Jul 02 09:48:18 AM PDT 24 76997139 ps
T871 /workspace/coverage/default/46.pwrmgr_reset.3967714987 Jul 02 09:48:53 AM PDT 24 Jul 02 09:48:58 AM PDT 24 64150853 ps
T872 /workspace/coverage/default/2.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2471662358 Jul 02 09:47:03 AM PDT 24 Jul 02 09:47:08 AM PDT 24 1065828273 ps
T873 /workspace/coverage/default/15.pwrmgr_escalation_timeout.2895672475 Jul 02 09:47:29 AM PDT 24 Jul 02 09:47:34 AM PDT 24 159996614 ps
T874 /workspace/coverage/default/46.pwrmgr_lowpower_invalid.3470995722 Jul 02 09:48:44 AM PDT 24 Jul 02 09:48:54 AM PDT 24 86724474 ps
T875 /workspace/coverage/default/12.pwrmgr_global_esc.2623290508 Jul 02 09:47:25 AM PDT 24 Jul 02 09:47:28 AM PDT 24 82506764 ps
T876 /workspace/coverage/default/32.pwrmgr_reset_invalid.1984168369 Jul 02 09:48:34 AM PDT 24 Jul 02 09:48:40 AM PDT 24 172668508 ps
T877 /workspace/coverage/default/1.pwrmgr_escalation_timeout.1952737700 Jul 02 09:47:00 AM PDT 24 Jul 02 09:47:02 AM PDT 24 162482187 ps
T878 /workspace/coverage/default/36.pwrmgr_smoke.823068151 Jul 02 09:48:23 AM PDT 24 Jul 02 09:48:28 AM PDT 24 33105282 ps
T879 /workspace/coverage/default/37.pwrmgr_sec_cm_rstmgr_intersig_mubi.3881812749 Jul 02 09:48:40 AM PDT 24 Jul 02 09:48:47 AM PDT 24 54796416 ps
T880 /workspace/coverage/default/30.pwrmgr_stress_all.1578498827 Jul 02 09:48:16 AM PDT 24 Jul 02 09:48:20 AM PDT 24 815387733 ps
T881 /workspace/coverage/default/29.pwrmgr_reset_invalid.3613035780 Jul 02 09:48:18 AM PDT 24 Jul 02 09:48:21 AM PDT 24 101004440 ps
T882 /workspace/coverage/default/29.pwrmgr_global_esc.3438829894 Jul 02 09:48:11 AM PDT 24 Jul 02 09:48:13 AM PDT 24 34242867 ps
T883 /workspace/coverage/default/16.pwrmgr_wakeup.1904031221 Jul 02 09:47:27 AM PDT 24 Jul 02 09:47:30 AM PDT 24 298540638 ps
T884 /workspace/coverage/default/1.pwrmgr_wakeup.865157040 Jul 02 09:46:53 AM PDT 24 Jul 02 09:46:56 AM PDT 24 223281987 ps
T885 /workspace/coverage/default/31.pwrmgr_stress_all.2014659142 Jul 02 09:48:17 AM PDT 24 Jul 02 09:48:25 AM PDT 24 2681600833 ps
T886 /workspace/coverage/default/12.pwrmgr_disable_rom_integrity_check.2846368415 Jul 02 09:47:12 AM PDT 24 Jul 02 09:47:14 AM PDT 24 64132195 ps
T887 /workspace/coverage/default/17.pwrmgr_sec_cm_rstmgr_intersig_mubi.2391016037 Jul 02 09:47:28 AM PDT 24 Jul 02 09:47:31 AM PDT 24 71603119 ps
T888 /workspace/coverage/default/45.pwrmgr_lowpower_invalid.2498203164 Jul 02 09:49:00 AM PDT 24 Jul 02 09:49:02 AM PDT 24 107124515 ps
T889 /workspace/coverage/default/36.pwrmgr_global_esc.2235410148 Jul 02 09:48:55 AM PDT 24 Jul 02 09:48:58 AM PDT 24 46829584 ps
T890 /workspace/coverage/default/3.pwrmgr_stress_all.2781719040 Jul 02 09:46:58 AM PDT 24 Jul 02 09:47:04 AM PDT 24 1576918671 ps
T891 /workspace/coverage/default/46.pwrmgr_esc_clk_rst_malfunc.4231861701 Jul 02 09:48:55 AM PDT 24 Jul 02 09:48:58 AM PDT 24 29618576 ps
T892 /workspace/coverage/default/38.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.4075290296 Jul 02 09:48:34 AM PDT 24 Jul 02 09:48:43 AM PDT 24 924643980 ps
T893 /workspace/coverage/default/47.pwrmgr_stress_all.1578430414 Jul 02 09:48:48 AM PDT 24 Jul 02 09:48:54 AM PDT 24 1421531786 ps
T894 /workspace/coverage/default/37.pwrmgr_esc_clk_rst_malfunc.3678351950 Jul 02 09:48:41 AM PDT 24 Jul 02 09:48:48 AM PDT 24 30113251 ps
T895 /workspace/coverage/default/34.pwrmgr_lowpower_invalid.171291230 Jul 02 09:48:18 AM PDT 24 Jul 02 09:48:21 AM PDT 24 43194078 ps
T896 /workspace/coverage/default/42.pwrmgr_stress_all_with_rand_reset.637904182 Jul 02 09:48:48 AM PDT 24 Jul 02 09:49:05 AM PDT 24 9772085773 ps
T897 /workspace/coverage/default/23.pwrmgr_reset.3639427920 Jul 02 09:47:52 AM PDT 24 Jul 02 09:47:55 AM PDT 24 63807034 ps
T898 /workspace/coverage/default/20.pwrmgr_reset_invalid.3560349973 Jul 02 09:47:44 AM PDT 24 Jul 02 09:47:47 AM PDT 24 159617670 ps
T899 /workspace/coverage/default/22.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.675477641 Jul 02 09:47:35 AM PDT 24 Jul 02 09:47:41 AM PDT 24 1618536452 ps
T900 /workspace/coverage/default/2.pwrmgr_wakeup.3312378943 Jul 02 09:46:57 AM PDT 24 Jul 02 09:46:59 AM PDT 24 218349093 ps
T901 /workspace/coverage/default/3.pwrmgr_lowpower_invalid.3147312758 Jul 02 09:46:58 AM PDT 24 Jul 02 09:47:00 AM PDT 24 68416614 ps
T902 /workspace/coverage/default/37.pwrmgr_reset_invalid.3759590692 Jul 02 09:48:27 AM PDT 24 Jul 02 09:48:31 AM PDT 24 146871349 ps
T903 /workspace/coverage/default/40.pwrmgr_glitch.2574194484 Jul 02 09:48:29 AM PDT 24 Jul 02 09:48:34 AM PDT 24 153303059 ps
T904 /workspace/coverage/default/28.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.845193068 Jul 02 09:48:14 AM PDT 24 Jul 02 09:48:19 AM PDT 24 819215778 ps
T905 /workspace/coverage/default/1.pwrmgr_stress_all_with_rand_reset.1002918020 Jul 02 09:46:55 AM PDT 24 Jul 02 09:47:26 AM PDT 24 12914351020 ps
T906 /workspace/coverage/default/38.pwrmgr_lowpower_invalid.557775266 Jul 02 09:48:28 AM PDT 24 Jul 02 09:48:32 AM PDT 24 66749475 ps
T907 /workspace/coverage/default/34.pwrmgr_disable_rom_integrity_check.2293942294 Jul 02 09:48:35 AM PDT 24 Jul 02 09:48:42 AM PDT 24 61827178 ps
T908 /workspace/coverage/default/9.pwrmgr_esc_clk_rst_malfunc.2804573784 Jul 02 09:47:25 AM PDT 24 Jul 02 09:47:27 AM PDT 24 42343072 ps
T909 /workspace/coverage/default/34.pwrmgr_global_esc.2016419238 Jul 02 09:48:21 AM PDT 24 Jul 02 09:48:25 AM PDT 24 88147407 ps
T910 /workspace/coverage/default/2.pwrmgr_sec_cm_rstmgr_intersig_mubi.498771813 Jul 02 09:46:53 AM PDT 24 Jul 02 09:46:55 AM PDT 24 71357905 ps
T911 /workspace/coverage/default/30.pwrmgr_wakeup.2047734610 Jul 02 09:47:58 AM PDT 24 Jul 02 09:48:01 AM PDT 24 157146522 ps
T912 /workspace/coverage/default/3.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.299277138 Jul 02 09:46:51 AM PDT 24 Jul 02 09:46:55 AM PDT 24 1313818127 ps
T913 /workspace/coverage/default/8.pwrmgr_escalation_timeout.3240245341 Jul 02 09:46:59 AM PDT 24 Jul 02 09:47:02 AM PDT 24 159114313 ps
T914 /workspace/coverage/default/9.pwrmgr_reset.946482605 Jul 02 09:47:23 AM PDT 24 Jul 02 09:47:26 AM PDT 24 108322548 ps
T915 /workspace/coverage/default/41.pwrmgr_esc_clk_rst_malfunc.4074314726 Jul 02 09:48:31 AM PDT 24 Jul 02 09:48:36 AM PDT 24 38269227 ps
T916 /workspace/coverage/default/48.pwrmgr_lowpower_invalid.2508566624 Jul 02 09:48:57 AM PDT 24 Jul 02 09:49:03 AM PDT 24 67190795 ps
T917 /workspace/coverage/default/17.pwrmgr_reset.1534050793 Jul 02 09:47:29 AM PDT 24 Jul 02 09:47:33 AM PDT 24 46884533 ps
T918 /workspace/coverage/default/42.pwrmgr_aborted_low_power.2154794224 Jul 02 09:48:36 AM PDT 24 Jul 02 09:48:43 AM PDT 24 68035110 ps
T919 /workspace/coverage/default/40.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3634048605 Jul 02 09:48:31 AM PDT 24 Jul 02 09:48:38 AM PDT 24 1885194915 ps
T920 /workspace/coverage/default/19.pwrmgr_aborted_low_power.943104306 Jul 02 09:47:40 AM PDT 24 Jul 02 09:47:44 AM PDT 24 17400675 ps
T921 /workspace/coverage/default/27.pwrmgr_global_esc.741613106 Jul 02 09:48:21 AM PDT 24 Jul 02 09:48:30 AM PDT 24 86500170 ps
T922 /workspace/coverage/default/12.pwrmgr_aborted_low_power.754473945 Jul 02 09:47:19 AM PDT 24 Jul 02 09:47:21 AM PDT 24 30183354 ps
T923 /workspace/coverage/default/36.pwrmgr_reset_invalid.3148391673 Jul 02 09:48:24 AM PDT 24 Jul 02 09:48:29 AM PDT 24 104913279 ps
T924 /workspace/coverage/default/49.pwrmgr_stress_all.875718397 Jul 02 09:49:14 AM PDT 24 Jul 02 09:49:23 AM PDT 24 1717139506 ps
T925 /workspace/coverage/default/4.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2358403602 Jul 02 09:46:58 AM PDT 24 Jul 02 09:47:02 AM PDT 24 938451290 ps
T926 /workspace/coverage/default/17.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.4237019177 Jul 02 09:47:33 AM PDT 24 Jul 02 09:47:40 AM PDT 24 1264789643 ps
T927 /workspace/coverage/default/21.pwrmgr_reset.703575510 Jul 02 09:47:38 AM PDT 24 Jul 02 09:47:42 AM PDT 24 113646776 ps
T928 /workspace/coverage/default/44.pwrmgr_stress_all.3955001116 Jul 02 09:49:07 AM PDT 24 Jul 02 09:49:14 AM PDT 24 1846097780 ps
T929 /workspace/coverage/default/26.pwrmgr_lowpower_invalid.460184652 Jul 02 09:47:53 AM PDT 24 Jul 02 09:47:56 AM PDT 24 68500111 ps
T930 /workspace/coverage/default/6.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3086116579 Jul 02 09:47:10 AM PDT 24 Jul 02 09:47:14 AM PDT 24 914123539 ps
T931 /workspace/coverage/default/4.pwrmgr_stress_all.3070114610 Jul 02 09:46:58 AM PDT 24 Jul 02 09:47:06 AM PDT 24 1778338491 ps
T932 /workspace/coverage/default/38.pwrmgr_sec_cm_rstmgr_intersig_mubi.3338017017 Jul 02 09:48:36 AM PDT 24 Jul 02 09:48:43 AM PDT 24 114528040 ps
T933 /workspace/coverage/default/3.pwrmgr_sec_cm_ctrl_config_regwen.3824966707 Jul 02 09:46:58 AM PDT 24 Jul 02 09:47:00 AM PDT 24 85133172 ps
T934 /workspace/coverage/default/16.pwrmgr_escalation_timeout.2791279336 Jul 02 09:47:40 AM PDT 24 Jul 02 09:47:44 AM PDT 24 655313691 ps
T935 /workspace/coverage/default/7.pwrmgr_disable_rom_integrity_check.2753665308 Jul 02 09:47:08 AM PDT 24 Jul 02 09:47:11 AM PDT 24 68485856 ps
T936 /workspace/coverage/default/9.pwrmgr_wakeup.4064722505 Jul 02 09:47:20 AM PDT 24 Jul 02 09:47:22 AM PDT 24 41340019 ps
T937 /workspace/coverage/default/23.pwrmgr_wakeup_reset.1896993082 Jul 02 09:47:55 AM PDT 24 Jul 02 09:47:58 AM PDT 24 194997566 ps
T938 /workspace/coverage/default/48.pwrmgr_global_esc.1379374248 Jul 02 09:49:00 AM PDT 24 Jul 02 09:49:02 AM PDT 24 59584865 ps
T939 /workspace/coverage/default/34.pwrmgr_stress_all.1436382034 Jul 02 09:48:22 AM PDT 24 Jul 02 09:48:28 AM PDT 24 2168960932 ps
T940 /workspace/coverage/default/15.pwrmgr_wakeup_reset.2827575645 Jul 02 09:47:20 AM PDT 24 Jul 02 09:47:22 AM PDT 24 129890983 ps
T941 /workspace/coverage/default/47.pwrmgr_esc_clk_rst_malfunc.473536600 Jul 02 09:49:03 AM PDT 24 Jul 02 09:49:05 AM PDT 24 37832534 ps
T942 /workspace/coverage/default/31.pwrmgr_smoke.2565554223 Jul 02 09:48:11 AM PDT 24 Jul 02 09:48:13 AM PDT 24 74608607 ps
T943 /workspace/coverage/default/27.pwrmgr_smoke.2799362518 Jul 02 09:47:55 AM PDT 24 Jul 02 09:47:57 AM PDT 24 105995036 ps
T944 /workspace/coverage/default/25.pwrmgr_esc_clk_rst_malfunc.1406456392 Jul 02 09:47:49 AM PDT 24 Jul 02 09:47:53 AM PDT 24 30815796 ps
T945 /workspace/coverage/default/13.pwrmgr_wakeup.467834360 Jul 02 09:47:25 AM PDT 24 Jul 02 09:47:27 AM PDT 24 129015474 ps
T946 /workspace/coverage/default/41.pwrmgr_reset.3756001062 Jul 02 09:48:55 AM PDT 24 Jul 02 09:48:59 AM PDT 24 78104501 ps
T947 /workspace/coverage/default/42.pwrmgr_glitch.608594350 Jul 02 09:48:33 AM PDT 24 Jul 02 09:48:40 AM PDT 24 45678162 ps
T948 /workspace/coverage/default/7.pwrmgr_wakeup.1575482864 Jul 02 09:47:08 AM PDT 24 Jul 02 09:47:11 AM PDT 24 260589547 ps
T949 /workspace/coverage/default/4.pwrmgr_wakeup.710595231 Jul 02 09:47:08 AM PDT 24 Jul 02 09:47:10 AM PDT 24 93031223 ps
T950 /workspace/coverage/default/47.pwrmgr_smoke.2683945757 Jul 02 09:48:53 AM PDT 24 Jul 02 09:48:57 AM PDT 24 29453217 ps
T951 /workspace/coverage/default/17.pwrmgr_smoke.1625338961 Jul 02 09:47:29 AM PDT 24 Jul 02 09:47:33 AM PDT 24 66674371 ps
T952 /workspace/coverage/default/14.pwrmgr_esc_clk_rst_malfunc.2196393625 Jul 02 09:47:29 AM PDT 24 Jul 02 09:47:34 AM PDT 24 39850920 ps
T953 /workspace/coverage/default/23.pwrmgr_sec_cm_ctrl_config_regwen.1620799576 Jul 02 09:48:04 AM PDT 24 Jul 02 09:48:07 AM PDT 24 263604113 ps
T954 /workspace/coverage/default/13.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1204572698 Jul 02 09:47:32 AM PDT 24 Jul 02 09:47:39 AM PDT 24 969603701 ps
T955 /workspace/coverage/default/46.pwrmgr_wakeup_reset.1330791890 Jul 02 09:48:56 AM PDT 24 Jul 02 09:48:59 AM PDT 24 250034374 ps
T956 /workspace/coverage/default/14.pwrmgr_escalation_timeout.2205182894 Jul 02 09:47:33 AM PDT 24 Jul 02 09:47:39 AM PDT 24 580201910 ps
T957 /workspace/coverage/default/1.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1761907632 Jul 02 09:46:57 AM PDT 24 Jul 02 09:47:01 AM PDT 24 821050341 ps
T958 /workspace/coverage/default/11.pwrmgr_smoke.3853422756 Jul 02 09:47:16 AM PDT 24 Jul 02 09:47:18 AM PDT 24 60729572 ps
T959 /workspace/coverage/default/26.pwrmgr_stress_all_with_rand_reset.1830373822 Jul 02 09:47:57 AM PDT 24 Jul 02 09:48:09 AM PDT 24 16454766577 ps
T960 /workspace/coverage/default/49.pwrmgr_sec_cm_ctrl_config_regwen.3664331401 Jul 02 09:48:55 AM PDT 24 Jul 02 09:48:59 AM PDT 24 108717869 ps
T961 /workspace/coverage/default/4.pwrmgr_wakeup_reset.3296603805 Jul 02 09:46:57 AM PDT 24 Jul 02 09:46:59 AM PDT 24 321946748 ps
T962 /workspace/coverage/default/48.pwrmgr_reset.4147935318 Jul 02 09:48:57 AM PDT 24 Jul 02 09:49:03 AM PDT 24 55788865 ps
T963 /workspace/coverage/default/44.pwrmgr_smoke.3678776110 Jul 02 09:48:32 AM PDT 24 Jul 02 09:48:39 AM PDT 24 44320932 ps
T964 /workspace/coverage/default/10.pwrmgr_global_esc.2014790446 Jul 02 09:47:14 AM PDT 24 Jul 02 09:47:16 AM PDT 24 37126884 ps
T965 /workspace/coverage/default/23.pwrmgr_esc_clk_rst_malfunc.2654099667 Jul 02 09:47:54 AM PDT 24 Jul 02 09:47:56 AM PDT 24 40612907 ps
T966 /workspace/coverage/default/19.pwrmgr_disable_rom_integrity_check.3268894270 Jul 02 09:47:49 AM PDT 24 Jul 02 09:47:51 AM PDT 24 76737887 ps
T967 /workspace/coverage/default/9.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1243970733 Jul 02 09:47:38 AM PDT 24 Jul 02 09:47:45 AM PDT 24 820312262 ps
T968 /workspace/coverage/default/7.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3078596023 Jul 02 09:46:57 AM PDT 24 Jul 02 09:47:00 AM PDT 24 1045741672 ps
T969 /workspace/coverage/default/2.pwrmgr_reset_invalid.477116834 Jul 02 09:46:41 AM PDT 24 Jul 02 09:46:44 AM PDT 24 99111961 ps
T970 /workspace/coverage/default/9.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1255135841 Jul 02 09:47:13 AM PDT 24 Jul 02 09:47:17 AM PDT 24 1059513828 ps
T971 /workspace/coverage/default/23.pwrmgr_aborted_low_power.61308153 Jul 02 09:47:59 AM PDT 24 Jul 02 09:48:01 AM PDT 24 26098277 ps
T972 /workspace/coverage/default/20.pwrmgr_sec_cm_ctrl_config_regwen.1777968490 Jul 02 09:47:41 AM PDT 24 Jul 02 09:47:44 AM PDT 24 834010311 ps
T973 /workspace/coverage/default/25.pwrmgr_aborted_low_power.1840546467 Jul 02 09:47:48 AM PDT 24 Jul 02 09:47:51 AM PDT 24 38464102 ps
T974 /workspace/coverage/default/25.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1960930321 Jul 02 09:47:55 AM PDT 24 Jul 02 09:47:59 AM PDT 24 853582006 ps
T975 /workspace/coverage/default/30.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3535175233 Jul 02 09:48:09 AM PDT 24 Jul 02 09:48:13 AM PDT 24 1211228336 ps
T976 /workspace/coverage/default/32.pwrmgr_escalation_timeout.1905131600 Jul 02 09:48:17 AM PDT 24 Jul 02 09:48:20 AM PDT 24 1242979679 ps
T977 /workspace/coverage/default/3.pwrmgr_wakeup_reset.1025633424 Jul 02 09:46:51 AM PDT 24 Jul 02 09:46:52 AM PDT 24 162048046 ps
T978 /workspace/coverage/default/19.pwrmgr_stress_all_with_rand_reset.3717180293 Jul 02 09:47:34 AM PDT 24 Jul 02 09:47:52 AM PDT 24 3442170812 ps
T979 /workspace/coverage/default/12.pwrmgr_sec_cm_ctrl_config_regwen.2747976513 Jul 02 09:47:27 AM PDT 24 Jul 02 09:47:29 AM PDT 24 92590404 ps
T980 /workspace/coverage/default/35.pwrmgr_sec_cm_ctrl_config_regwen.2963532845 Jul 02 09:48:28 AM PDT 24 Jul 02 09:48:32 AM PDT 24 124434621 ps
T981 /workspace/coverage/default/10.pwrmgr_esc_clk_rst_malfunc.3262971013 Jul 02 09:47:12 AM PDT 24 Jul 02 09:47:14 AM PDT 24 31753475 ps
T982 /workspace/coverage/default/38.pwrmgr_disable_rom_integrity_check.2671083189 Jul 02 09:48:50 AM PDT 24 Jul 02 09:48:55 AM PDT 24 59951199 ps
T983 /workspace/coverage/default/27.pwrmgr_esc_clk_rst_malfunc.1298459838 Jul 02 09:47:59 AM PDT 24 Jul 02 09:48:06 AM PDT 24 31376630 ps
T984 /workspace/coverage/default/0.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3258079879 Jul 02 09:46:41 AM PDT 24 Jul 02 09:46:45 AM PDT 24 1055548956 ps
T985 /workspace/coverage/default/33.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.402752142 Jul 02 09:48:20 AM PDT 24 Jul 02 09:48:26 AM PDT 24 883459746 ps
T986 /workspace/coverage/default/14.pwrmgr_sec_cm_ctrl_config_regwen.4186602681 Jul 02 09:47:26 AM PDT 24 Jul 02 09:47:29 AM PDT 24 614234103 ps
T987 /workspace/coverage/default/27.pwrmgr_escalation_timeout.2696352793 Jul 02 09:48:07 AM PDT 24 Jul 02 09:48:10 AM PDT 24 637793168 ps
T988 /workspace/coverage/default/16.pwrmgr_aborted_low_power.3092813494 Jul 02 09:47:25 AM PDT 24 Jul 02 09:47:28 AM PDT 24 64242549 ps
T989 /workspace/coverage/default/44.pwrmgr_lowpower_invalid.3360228875 Jul 02 09:48:41 AM PDT 24 Jul 02 09:48:48 AM PDT 24 48350515 ps
T990 /workspace/coverage/default/11.pwrmgr_escalation_timeout.3727385618 Jul 02 09:47:29 AM PDT 24 Jul 02 09:47:33 AM PDT 24 162035299 ps
T991 /workspace/coverage/default/39.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2234614831 Jul 02 09:48:32 AM PDT 24 Jul 02 09:48:40 AM PDT 24 1240402762 ps
T992 /workspace/coverage/default/43.pwrmgr_reset.2166974856 Jul 02 09:50:05 AM PDT 24 Jul 02 09:50:13 AM PDT 24 73208491 ps
T993 /workspace/coverage/default/21.pwrmgr_lowpower_invalid.1541277179 Jul 02 09:47:51 AM PDT 24 Jul 02 09:47:54 AM PDT 24 72918371 ps
T994 /workspace/coverage/default/23.pwrmgr_disable_rom_integrity_check.3564768372 Jul 02 09:47:53 AM PDT 24 Jul 02 09:47:55 AM PDT 24 54612170 ps
T995 /workspace/coverage/default/11.pwrmgr_esc_clk_rst_malfunc.3284877557 Jul 02 09:47:14 AM PDT 24 Jul 02 09:47:16 AM PDT 24 61662748 ps
T996 /workspace/coverage/default/10.pwrmgr_reset_invalid.949947411 Jul 02 09:47:10 AM PDT 24 Jul 02 09:47:13 AM PDT 24 98173134 ps
T997 /workspace/coverage/default/24.pwrmgr_lowpower_wakeup_race.3833080656 Jul 02 09:47:45 AM PDT 24 Jul 02 09:47:48 AM PDT 24 194197807 ps
T998 /workspace/coverage/default/1.pwrmgr_disable_rom_integrity_check.531806810 Jul 02 09:46:50 AM PDT 24 Jul 02 09:46:52 AM PDT 24 64012094 ps
T999 /workspace/coverage/default/34.pwrmgr_escalation_timeout.3679991741 Jul 02 09:48:29 AM PDT 24 Jul 02 09:48:33 AM PDT 24 313832853 ps
T1000 /workspace/coverage/default/6.pwrmgr_lowpower_invalid.2897243467 Jul 02 09:47:13 AM PDT 24 Jul 02 09:47:15 AM PDT 24 40302548 ps
T1001 /workspace/coverage/default/1.pwrmgr_aborted_low_power.3213319897 Jul 02 09:46:51 AM PDT 24 Jul 02 09:46:52 AM PDT 24 29494783 ps
T1002 /workspace/coverage/default/3.pwrmgr_glitch.1191959763 Jul 02 09:46:53 AM PDT 24 Jul 02 09:46:55 AM PDT 24 63397290 ps
T1003 /workspace/coverage/default/47.pwrmgr_lowpower_invalid.771336880 Jul 02 09:48:50 AM PDT 24 Jul 02 09:48:55 AM PDT 24 38290725 ps
T69 /workspace/coverage/cover_reg_top/17.pwrmgr_same_csr_outstanding.2936553421 Jul 02 08:07:35 AM PDT 24 Jul 02 08:07:43 AM PDT 24 33445599 ps
T57 /workspace/coverage/cover_reg_top/11.pwrmgr_tl_errors.877405498 Jul 02 08:07:36 AM PDT 24 Jul 02 08:07:45 AM PDT 24 49851147 ps
T78 /workspace/coverage/cover_reg_top/5.pwrmgr_csr_mem_rw_with_rand_reset.127603758 Jul 02 08:07:26 AM PDT 24 Jul 02 08:07:32 AM PDT 24 48219244 ps
T66 /workspace/coverage/cover_reg_top/18.pwrmgr_same_csr_outstanding.2664925218 Jul 02 08:07:38 AM PDT 24 Jul 02 08:07:46 AM PDT 24 87200782 ps
T74 /workspace/coverage/cover_reg_top/18.pwrmgr_intr_test.46754667 Jul 02 08:07:35 AM PDT 24 Jul 02 08:07:42 AM PDT 24 44086907 ps
T70 /workspace/coverage/cover_reg_top/5.pwrmgr_csr_rw.3315127062 Jul 02 08:07:24 AM PDT 24 Jul 02 08:07:31 AM PDT 24 47618081 ps
T67 /workspace/coverage/cover_reg_top/11.pwrmgr_same_csr_outstanding.3682288024 Jul 02 08:07:28 AM PDT 24 Jul 02 08:07:35 AM PDT 24 20679118 ps
T58 /workspace/coverage/cover_reg_top/16.pwrmgr_tl_errors.3097727645 Jul 02 08:07:36 AM PDT 24 Jul 02 08:07:46 AM PDT 24 84567385 ps
T75 /workspace/coverage/cover_reg_top/10.pwrmgr_intr_test.1214621078 Jul 02 08:07:28 AM PDT 24 Jul 02 08:07:35 AM PDT 24 22133515 ps
T68 /workspace/coverage/cover_reg_top/19.pwrmgr_same_csr_outstanding.978578526 Jul 02 08:07:46 AM PDT 24 Jul 02 08:07:54 AM PDT 24 183709507 ps
T59 /workspace/coverage/cover_reg_top/13.pwrmgr_tl_intg_err.673741771 Jul 02 08:07:30 AM PDT 24 Jul 02 08:07:37 AM PDT 24 210151346 ps
T110 /workspace/coverage/cover_reg_top/9.pwrmgr_csr_rw.1141612397 Jul 02 08:07:23 AM PDT 24 Jul 02 08:07:30 AM PDT 24 18916580 ps
T60 /workspace/coverage/cover_reg_top/10.pwrmgr_tl_errors.3501657070 Jul 02 08:07:29 AM PDT 24 Jul 02 08:07:37 AM PDT 24 70206767 ps
T121 /workspace/coverage/cover_reg_top/0.pwrmgr_same_csr_outstanding.883849631 Jul 02 08:07:13 AM PDT 24 Jul 02 08:07:21 AM PDT 24 367793297 ps
T76 /workspace/coverage/cover_reg_top/0.pwrmgr_csr_hw_reset.457559613 Jul 02 08:07:23 AM PDT 24 Jul 02 08:07:30 AM PDT 24 21447631 ps
T188 /workspace/coverage/cover_reg_top/41.pwrmgr_intr_test.156079895 Jul 02 08:07:42 AM PDT 24 Jul 02 08:07:51 AM PDT 24 50013662 ps
T189 /workspace/coverage/cover_reg_top/30.pwrmgr_intr_test.2560635149 Jul 02 08:07:39 AM PDT 24 Jul 02 08:07:47 AM PDT 24 37096419 ps
T61 /workspace/coverage/cover_reg_top/2.pwrmgr_tl_intg_err.537606474 Jul 02 08:07:12 AM PDT 24 Jul 02 08:07:21 AM PDT 24 230929025 ps
T71 /workspace/coverage/cover_reg_top/14.pwrmgr_tl_errors.2585417395 Jul 02 08:07:38 AM PDT 24 Jul 02 08:07:47 AM PDT 24 1306039959 ps
T192 /workspace/coverage/cover_reg_top/9.pwrmgr_intr_test.44162859 Jul 02 08:07:26 AM PDT 24 Jul 02 08:07:33 AM PDT 24 48104484 ps
T190 /workspace/coverage/cover_reg_top/39.pwrmgr_intr_test.2681664361 Jul 02 08:07:45 AM PDT 24 Jul 02 08:07:53 AM PDT 24 55151344 ps
T62 /workspace/coverage/cover_reg_top/1.pwrmgr_tl_intg_err.3362467570 Jul 02 08:07:15 AM PDT 24 Jul 02 08:07:23 AM PDT 24 184775547 ps
T111 /workspace/coverage/cover_reg_top/8.pwrmgr_csr_rw.3980114581 Jul 02 08:07:26 AM PDT 24 Jul 02 08:07:33 AM PDT 24 20319322 ps
T1004 /workspace/coverage/cover_reg_top/12.pwrmgr_intr_test.1252394588 Jul 02 08:07:36 AM PDT 24 Jul 02 08:07:44 AM PDT 24 72967728 ps
T122 /workspace/coverage/cover_reg_top/15.pwrmgr_same_csr_outstanding.2002884709 Jul 02 08:07:37 AM PDT 24 Jul 02 08:07:45 AM PDT 24 30617954 ps
T191 /workspace/coverage/cover_reg_top/27.pwrmgr_intr_test.3115401387 Jul 02 08:07:41 AM PDT 24 Jul 02 08:07:49 AM PDT 24 20727407 ps
T79 /workspace/coverage/cover_reg_top/16.pwrmgr_tl_intg_err.2247713362 Jul 02 08:07:36 AM PDT 24 Jul 02 08:07:44 AM PDT 24 230281306 ps
T1005 /workspace/coverage/cover_reg_top/26.pwrmgr_intr_test.3960202253 Jul 02 08:07:39 AM PDT 24 Jul 02 08:07:47 AM PDT 24 18017399 ps
T193 /workspace/coverage/cover_reg_top/14.pwrmgr_intr_test.2959258222 Jul 02 08:07:34 AM PDT 24 Jul 02 08:07:41 AM PDT 24 29650171 ps
T1006 /workspace/coverage/cover_reg_top/16.pwrmgr_csr_mem_rw_with_rand_reset.3306126391 Jul 02 08:07:35 AM PDT 24 Jul 02 08:07:44 AM PDT 24 163035006 ps
T77 /workspace/coverage/cover_reg_top/13.pwrmgr_tl_errors.2790359889 Jul 02 08:07:30 AM PDT 24 Jul 02 08:07:39 AM PDT 24 1144432341 ps
T1007 /workspace/coverage/cover_reg_top/43.pwrmgr_intr_test.5637005 Jul 02 08:07:46 AM PDT 24 Jul 02 08:07:55 AM PDT 24 32053368 ps
T1008 /workspace/coverage/cover_reg_top/37.pwrmgr_intr_test.3450897007 Jul 02 08:07:41 AM PDT 24 Jul 02 08:07:50 AM PDT 24 47771321 ps
T138 /workspace/coverage/cover_reg_top/12.pwrmgr_csr_mem_rw_with_rand_reset.3145443995 Jul 02 08:07:28 AM PDT 24 Jul 02 08:07:35 AM PDT 24 151724840 ps
T1009 /workspace/coverage/cover_reg_top/0.pwrmgr_intr_test.3572861925 Jul 02 08:07:23 AM PDT 24 Jul 02 08:07:30 AM PDT 24 20111588 ps
T123 /workspace/coverage/cover_reg_top/12.pwrmgr_same_csr_outstanding.3574903980 Jul 02 08:07:28 AM PDT 24 Jul 02 08:07:35 AM PDT 24 31228419 ps
T1010 /workspace/coverage/cover_reg_top/36.pwrmgr_intr_test.2927686381 Jul 02 08:07:41 AM PDT 24 Jul 02 08:07:49 AM PDT 24 16735061 ps
T149 /workspace/coverage/cover_reg_top/6.pwrmgr_csr_mem_rw_with_rand_reset.3893126284 Jul 02 08:07:24 AM PDT 24 Jul 02 08:07:32 AM PDT 24 70730497 ps
T1011 /workspace/coverage/cover_reg_top/15.pwrmgr_csr_rw.3861254800 Jul 02 08:07:34 AM PDT 24 Jul 02 08:07:41 AM PDT 24 38808210 ps
T83 /workspace/coverage/cover_reg_top/7.pwrmgr_csr_mem_rw_with_rand_reset.1997222478 Jul 02 08:07:27 AM PDT 24 Jul 02 08:07:35 AM PDT 24 55005252 ps
T1012 /workspace/coverage/cover_reg_top/8.pwrmgr_tl_intg_err.1226617751 Jul 02 08:07:22 AM PDT 24 Jul 02 08:07:30 AM PDT 24 922917881 ps
T1013 /workspace/coverage/cover_reg_top/3.pwrmgr_tl_intg_err.718014089 Jul 02 08:07:24 AM PDT 24 Jul 02 08:07:32 AM PDT 24 209910652 ps
T1014 /workspace/coverage/cover_reg_top/19.pwrmgr_csr_rw.1126995515 Jul 02 08:07:43 AM PDT 24 Jul 02 08:07:52 AM PDT 24 28776061 ps
T112 /workspace/coverage/cover_reg_top/1.pwrmgr_csr_bit_bash.3353735172 Jul 02 08:07:23 AM PDT 24 Jul 02 08:07:31 AM PDT 24 112891511 ps
T119 /workspace/coverage/cover_reg_top/10.pwrmgr_csr_rw.3831724032 Jul 02 08:07:31 AM PDT 24 Jul 02 08:07:37 AM PDT 24 52598632 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%