Summary for Variable main_power_reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for main_power_reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39461 |
1 |
|
|
T2 |
183 |
|
T4 |
1 |
|
T5 |
78 |
auto[1] |
6945 |
1 |
|
|
T2 |
15 |
|
T5 |
8 |
|
T6 |
13 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
19211 |
1 |
|
|
T2 |
40 |
|
T4 |
1 |
|
T5 |
36 |
auto[1] |
27195 |
1 |
|
|
T2 |
158 |
|
T5 |
50 |
|
T6 |
50 |
Summary for Cross reset_cross
Samples crossed: main_power_reset_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
3 |
0 |
3 |
100.00 |
|
Automatically Generated Cross Bins |
3 |
0 |
3 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
main_power_reset_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
12266 |
1 |
|
|
T2 |
25 |
|
T4 |
1 |
|
T5 |
28 |
auto[0] |
auto[1] |
27195 |
1 |
|
|
T2 |
158 |
|
T5 |
50 |
|
T6 |
50 |
auto[1] |
auto[0] |
6945 |
1 |
|
|
T2 |
15 |
|
T5 |
8 |
|
T6 |
13 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |