Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
17774 |
1 |
|
|
T2 |
43 |
|
T3 |
2 |
|
T4 |
7 |
auto[1] |
28167 |
1 |
|
|
T2 |
36 |
|
T3 |
1 |
|
T4 |
38 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
38474 |
1 |
|
|
T1 |
1 |
|
T2 |
64 |
|
T3 |
1 |
auto[1] |
10163 |
1 |
|
|
T2 |
15 |
|
T3 |
2 |
|
T4 |
11 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
19473 |
1 |
|
|
T1 |
1 |
|
T2 |
29 |
|
T3 |
3 |
auto[1] |
29164 |
1 |
|
|
T2 |
50 |
|
T4 |
29 |
|
T5 |
7 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
4353 |
1 |
|
|
T2 |
10 |
|
T3 |
1 |
|
T4 |
4 |
auto[0] |
auto[0] |
auto[1] |
10001 |
1 |
|
|
T2 |
27 |
|
T6 |
26 |
|
T7 |
23 |
auto[0] |
auto[1] |
auto[0] |
4677 |
1 |
|
|
T2 |
4 |
|
T4 |
2 |
|
T6 |
7 |
auto[0] |
auto[1] |
auto[1] |
16747 |
1 |
|
|
T2 |
23 |
|
T4 |
28 |
|
T6 |
24 |
auto[1] |
auto[0] |
auto[0] |
3420 |
1 |
|
|
T2 |
6 |
|
T3 |
1 |
|
T4 |
3 |
auto[1] |
auto[1] |
auto[0] |
6743 |
1 |
|
|
T2 |
9 |
|
T3 |
1 |
|
T4 |
8 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |