Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
18128 |
1 |
|
|
T2 |
14 |
|
T8 |
141 |
|
T14 |
51 |
auto[1] |
28006 |
1 |
|
|
T2 |
9 |
|
T5 |
1 |
|
T6 |
1 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
38575 |
1 |
|
|
T1 |
15 |
|
T2 |
18 |
|
T4 |
16 |
auto[1] |
10164 |
1 |
|
|
T2 |
5 |
|
T5 |
1 |
|
T8 |
84 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
19764 |
1 |
|
|
T2 |
10 |
|
T5 |
1 |
|
T6 |
1 |
auto[1] |
28975 |
1 |
|
|
T1 |
15 |
|
T2 |
13 |
|
T4 |
16 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
4514 |
1 |
|
|
T2 |
4 |
|
T8 |
40 |
|
T14 |
14 |
auto[0] |
auto[0] |
auto[1] |
10147 |
1 |
|
|
T2 |
8 |
|
T8 |
74 |
|
T14 |
23 |
auto[0] |
auto[1] |
auto[0] |
4760 |
1 |
|
|
T2 |
1 |
|
T6 |
1 |
|
T8 |
29 |
auto[0] |
auto[1] |
auto[1] |
16549 |
1 |
|
|
T2 |
5 |
|
T8 |
136 |
|
T14 |
36 |
auto[1] |
auto[0] |
auto[0] |
3467 |
1 |
|
|
T2 |
2 |
|
T8 |
27 |
|
T14 |
14 |
auto[1] |
auto[1] |
auto[0] |
6697 |
1 |
|
|
T2 |
3 |
|
T5 |
1 |
|
T8 |
57 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |