Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
18408 |
1 |
|
|
T2 |
91 |
|
T6 |
3 |
|
T9 |
8 |
auto[1] |
28652 |
1 |
|
|
T2 |
87 |
|
T6 |
4 |
|
T9 |
17 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39000 |
1 |
|
|
T2 |
127 |
|
T6 |
3 |
|
T8 |
1 |
auto[1] |
10553 |
1 |
|
|
T2 |
51 |
|
T6 |
4 |
|
T9 |
7 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
20860 |
1 |
|
|
T2 |
103 |
|
T6 |
7 |
|
T8 |
1 |
auto[1] |
28693 |
1 |
|
|
T2 |
75 |
|
T9 |
14 |
|
T13 |
108 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
4866 |
1 |
|
|
T2 |
21 |
|
T6 |
1 |
|
T9 |
1 |
auto[0] |
auto[0] |
auto[1] |
9862 |
1 |
|
|
T2 |
47 |
|
T9 |
5 |
|
T13 |
29 |
auto[0] |
auto[1] |
auto[0] |
5159 |
1 |
|
|
T2 |
31 |
|
T6 |
2 |
|
T9 |
3 |
auto[0] |
auto[1] |
auto[1] |
16620 |
1 |
|
|
T2 |
28 |
|
T9 |
9 |
|
T13 |
79 |
auto[1] |
auto[0] |
auto[0] |
3680 |
1 |
|
|
T2 |
23 |
|
T6 |
2 |
|
T9 |
2 |
auto[1] |
auto[1] |
auto[0] |
6873 |
1 |
|
|
T2 |
28 |
|
T6 |
2 |
|
T9 |
5 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |