Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
12095 |
1 |
|
|
T1 |
37 |
|
T6 |
57 |
|
T7 |
44 |
auto[1] |
18596 |
1 |
|
|
T1 |
52 |
|
T5 |
1 |
|
T6 |
138 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
26229 |
1 |
|
|
T1 |
67 |
|
T2 |
1 |
|
T5 |
1 |
auto[1] |
7133 |
1 |
|
|
T1 |
22 |
|
T5 |
1 |
|
T6 |
52 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
13651 |
1 |
|
|
T1 |
39 |
|
T2 |
1 |
|
T5 |
1 |
auto[1] |
19711 |
1 |
|
|
T1 |
50 |
|
T5 |
1 |
|
T6 |
118 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
3013 |
1 |
|
|
T1 |
9 |
|
T6 |
9 |
|
T7 |
10 |
auto[0] |
auto[0] |
auto[1] |
6693 |
1 |
|
|
T1 |
22 |
|
T6 |
25 |
|
T7 |
27 |
auto[0] |
auto[1] |
auto[0] |
3147 |
1 |
|
|
T1 |
8 |
|
T6 |
32 |
|
T7 |
6 |
auto[0] |
auto[1] |
auto[1] |
10705 |
1 |
|
|
T1 |
28 |
|
T6 |
77 |
|
T7 |
23 |
auto[1] |
auto[0] |
auto[0] |
2389 |
1 |
|
|
T1 |
6 |
|
T6 |
23 |
|
T7 |
7 |
auto[1] |
auto[1] |
auto[0] |
4744 |
1 |
|
|
T1 |
16 |
|
T5 |
1 |
|
T6 |
29 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |