Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
11115 |
1 |
|
|
T3 |
40 |
|
T4 |
5 |
|
T9 |
3 |
auto[1] |
17880 |
1 |
|
|
T3 |
42 |
|
T4 |
4 |
|
T9 |
11 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
24663 |
1 |
|
|
T1 |
9 |
|
T3 |
65 |
|
T4 |
5 |
auto[1] |
6997 |
1 |
|
|
T3 |
17 |
|
T4 |
4 |
|
T9 |
7 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
13286 |
1 |
|
|
T3 |
32 |
|
T4 |
9 |
|
T9 |
14 |
auto[1] |
18374 |
1 |
|
|
T1 |
9 |
|
T3 |
50 |
|
T6 |
14 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
2756 |
1 |
|
|
T3 |
8 |
|
T4 |
2 |
|
T9 |
2 |
auto[0] |
auto[0] |
auto[1] |
6046 |
1 |
|
|
T3 |
27 |
|
T23 |
24 |
|
T14 |
64 |
auto[0] |
auto[1] |
auto[0] |
3173 |
1 |
|
|
T3 |
7 |
|
T4 |
3 |
|
T9 |
5 |
auto[0] |
auto[1] |
auto[1] |
10023 |
1 |
|
|
T3 |
23 |
|
T23 |
26 |
|
T14 |
97 |
auto[1] |
auto[0] |
auto[0] |
2313 |
1 |
|
|
T3 |
5 |
|
T4 |
3 |
|
T9 |
1 |
auto[1] |
auto[1] |
auto[0] |
4684 |
1 |
|
|
T3 |
12 |
|
T4 |
1 |
|
T9 |
6 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |