Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
11333 |
1 |
|
|
T3 |
29 |
|
T4 |
2 |
|
T9 |
9 |
auto[1] |
17662 |
1 |
|
|
T3 |
53 |
|
T4 |
7 |
|
T9 |
5 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
24701 |
1 |
|
|
T1 |
9 |
|
T3 |
59 |
|
T4 |
4 |
auto[1] |
6959 |
1 |
|
|
T3 |
23 |
|
T4 |
5 |
|
T9 |
9 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
13286 |
1 |
|
|
T3 |
32 |
|
T4 |
9 |
|
T9 |
14 |
auto[1] |
18374 |
1 |
|
|
T1 |
9 |
|
T3 |
50 |
|
T6 |
14 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
2863 |
1 |
|
|
T3 |
5 |
|
T9 |
4 |
|
T23 |
10 |
auto[0] |
auto[0] |
auto[1] |
6116 |
1 |
|
|
T3 |
21 |
|
T23 |
25 |
|
T14 |
55 |
auto[0] |
auto[1] |
auto[0] |
3104 |
1 |
|
|
T3 |
4 |
|
T4 |
4 |
|
T9 |
1 |
auto[0] |
auto[1] |
auto[1] |
9953 |
1 |
|
|
T3 |
29 |
|
T23 |
25 |
|
T14 |
106 |
auto[1] |
auto[0] |
auto[0] |
2354 |
1 |
|
|
T3 |
3 |
|
T4 |
2 |
|
T9 |
5 |
auto[1] |
auto[1] |
auto[0] |
4605 |
1 |
|
|
T3 |
20 |
|
T4 |
3 |
|
T9 |
4 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |