dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4249 1 T1 6 T3 8 T4 2
auto[1] 2007 1 T3 2 T4 6 T16 2


Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 204 1 T44 8 T120 2 T122 2
auto[134217728:268435455] 184 1 T51 2 T42 2 T124 2
auto[268435456:402653183] 210 1 T26 4 T18 2 T42 4
auto[402653184:536870911] 230 1 T4 2 T17 2 T26 2
auto[536870912:671088639] 188 1 T3 2 T26 2 T42 2
auto[671088640:805306367] 192 1 T3 2 T14 4 T30 2
auto[805306368:939524095] 168 1 T26 4 T124 2 T44 4
auto[939524096:1073741823] 206 1 T14 2 T26 2 T42 4
auto[1073741824:1207959551] 190 1 T1 4 T42 6 T23 2
auto[1207959552:1342177279] 186 1 T3 2 T26 2 T42 4
auto[1342177280:1476395007] 174 1 T4 2 T26 2 T42 2
auto[1476395008:1610612735] 194 1 T4 2 T16 2 T26 4
auto[1610612736:1744830463] 184 1 T42 4 T44 2 T57 2
auto[1744830464:1879048191] 204 1 T26 6 T51 2 T42 2
auto[1879048192:2013265919] 224 1 T14 2 T17 2 T26 2
auto[2013265920:2147483647] 190 1 T3 2 T26 4 T42 10
auto[2147483648:2281701375] 184 1 T70 2 T42 10 T108 2
auto[2281701376:2415919103] 198 1 T42 6 T108 2 T44 2
auto[2415919104:2550136831] 147 1 T13 2 T17 2 T23 2
auto[2550136832:2684354559] 218 1 T17 4 T26 8 T70 4
auto[2684354560:2818572287] 242 1 T3 2 T42 6 T108 2
auto[2818572288:2952790015] 194 1 T4 2 T30 2 T26 4
auto[2952790016:3087007743] 200 1 T42 2 T44 8 T87 2
auto[3087007744:3221225471] 174 1 T42 6 T44 4 T190 2
auto[3221225472:3355443199] 225 1 T13 2 T17 2 T70 2
auto[3355443200:3489660927] 204 1 T17 2 T26 2 T42 4
auto[3489660928:3623878655] 212 1 T14 2 T70 4 T50 2
auto[3623878656:3758096383] 160 1 T26 2 T42 2 T126 2
auto[3758096384:3892314111] 214 1 T1 2 T30 2 T26 4
auto[3892314112:4026531839] 188 1 T26 2 T31 2 T18 2
auto[4026531840:4160749567] 198 1 T26 8 T42 2 T108 2
auto[4160749568:4294967295] 170 1 T26 2 T54 2 T44 2


Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 144 1 T44 6 T277 2 T182 4
auto[0:134217727] auto[1] 60 1 T44 2 T120 2 T122 2
auto[134217728:268435455] auto[0] 106 1 T124 2 T191 2 T182 2
auto[134217728:268435455] auto[1] 78 1 T51 2 T42 2 T44 2
auto[268435456:402653183] auto[0] 144 1 T26 4 T18 2 T42 4
auto[268435456:402653183] auto[1] 66 1 T44 2 T198 2 T232 2
auto[402653184:536870911] auto[0] 150 1 T26 2 T42 2 T191 2
auto[402653184:536870911] auto[1] 80 1 T4 2 T17 2 T23 2
auto[536870912:671088639] auto[0] 124 1 T3 2 T26 2 T42 2
auto[536870912:671088639] auto[1] 64 1 T38 2 T87 2 T45 2
auto[671088640:805306367] auto[0] 124 1 T14 4 T30 2 T42 2
auto[671088640:805306367] auto[1] 68 1 T3 2 T42 6 T44 4
auto[805306368:939524095] auto[0] 130 1 T124 2 T44 2 T73 2
auto[805306368:939524095] auto[1] 38 1 T26 4 T44 2 T191 2
auto[939524096:1073741823] auto[0] 142 1 T14 2 T26 2 T42 2
auto[939524096:1073741823] auto[1] 64 1 T42 2 T54 2 T50 2
auto[1073741824:1207959551] auto[0] 132 1 T1 4 T42 4 T44 4
auto[1073741824:1207959551] auto[1] 58 1 T42 2 T23 2 T49 2
auto[1207959552:1342177279] auto[0] 124 1 T3 2 T26 2 T42 2
auto[1207959552:1342177279] auto[1] 62 1 T42 2 T61 2 T182 2
auto[1342177280:1476395007] auto[0] 122 1 T4 2 T26 2 T42 2
auto[1342177280:1476395007] auto[1] 52 1 T126 2 T44 2 T120 2
auto[1476395008:1610612735] auto[0] 130 1 T26 4 T42 2 T44 4
auto[1476395008:1610612735] auto[1] 64 1 T4 2 T16 2 T54 2
auto[1610612736:1744830463] auto[0] 124 1 T42 4 T57 2 T92 2
auto[1610612736:1744830463] auto[1] 60 1 T44 2 T182 2 T58 2
auto[1744830464:1879048191] auto[0] 132 1 T26 6 T42 2 T54 2
auto[1744830464:1879048191] auto[1] 72 1 T51 2 T54 2 T44 2
auto[1879048192:2013265919] auto[0] 146 1 T14 2 T17 2 T26 2
auto[1879048192:2013265919] auto[1] 78 1 T191 2 T182 2 T7 6
auto[2013265920:2147483647] auto[0] 132 1 T3 2 T26 2 T42 6
auto[2013265920:2147483647] auto[1] 58 1 T26 2 T42 4 T7 2
auto[2147483648:2281701375] auto[0] 150 1 T42 6 T108 2 T126 2
auto[2147483648:2281701375] auto[1] 34 1 T70 2 T42 4 T44 2
auto[2281701376:2415919103] auto[0] 142 1 T42 6 T108 2 T44 2
auto[2281701376:2415919103] auto[1] 56 1 T137 2 T191 2 T101 2
auto[2415919104:2550136831] auto[0] 119 1 T13 2 T17 2 T23 2
auto[2415919104:2550136831] auto[1] 28 1 T45 2 T46 2 T53 2
auto[2550136832:2684354559] auto[0] 132 1 T17 2 T26 6 T42 6
auto[2550136832:2684354559] auto[1] 86 1 T17 2 T26 2 T70 4
auto[2684354560:2818572287] auto[0] 168 1 T3 2 T42 2 T108 2
auto[2684354560:2818572287] auto[1] 74 1 T42 4 T61 2 T41 2
auto[2818572288:2952790015] auto[0] 120 1 T30 2 T26 2 T42 2
auto[2818572288:2952790015] auto[1] 74 1 T4 2 T26 2 T42 2
auto[2952790016:3087007743] auto[0] 138 1 T42 2 T44 2 T87 2
auto[2952790016:3087007743] auto[1] 62 1 T44 6 T48 2 T19 2
auto[3087007744:3221225471] auto[0] 112 1 T42 4 T44 2 T190 2
auto[3087007744:3221225471] auto[1] 62 1 T42 2 T44 2 T38 2
auto[3221225472:3355443199] auto[0] 150 1 T13 2 T17 2 T70 2
auto[3221225472:3355443199] auto[1] 75 1 T61 2 T25 2 T374 2
auto[3355443200:3489660927] auto[0] 154 1 T17 2 T26 2 T42 2
auto[3355443200:3489660927] auto[1] 50 1 T42 2 T120 2 T114 2
auto[3489660928:3623878655] auto[0] 146 1 T14 2 T50 2 T182 4
auto[3489660928:3623878655] auto[1] 66 1 T70 4 T111 4 T38 2
auto[3623878656:3758096383] auto[0] 108 1 T26 2 T126 2 T54 2
auto[3623878656:3758096383] auto[1] 52 1 T42 2 T122 2 T41 2
auto[3758096384:3892314111] auto[0] 138 1 T1 2 T26 4 T42 2
auto[3758096384:3892314111] auto[1] 76 1 T30 2 T44 4 T61 2
auto[3892314112:4026531839] auto[0] 112 1 T42 2 T44 4 T182 2
auto[3892314112:4026531839] auto[1] 76 1 T26 2 T31 2 T18 2
auto[4026531840:4160749567] auto[0] 134 1 T26 6 T42 2 T108 2
auto[4026531840:4160749567] auto[1] 64 1 T26 2 T49 2 T61 2
auto[4160749568:4294967295] auto[0] 120 1 T26 2 T54 2 T25 2
auto[4160749568:4294967295] auto[1] 50 1 T44 2 T49 2 T47 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%