dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4170 1 T1 4 T3 8 T4 6
auto[1] 2093 1 T1 2 T3 2 T4 2



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 220 1 T17 2 T18 2 T42 4
auto[134217728:268435455] 236 1 T42 4 T126 2 T44 8
auto[268435456:402653183] 226 1 T1 2 T14 2 T42 4
auto[402653184:536870911] 156 1 T3 2 T4 2 T26 2
auto[536870912:671088639] 166 1 T26 4 T44 4 T191 2
auto[671088640:805306367] 168 1 T42 4 T108 2 T57 2
auto[805306368:939524095] 202 1 T70 2 T42 10 T108 2
auto[939524096:1073741823] 156 1 T14 2 T30 2 T26 2
auto[1073741824:1207959551] 210 1 T16 2 T17 2 T26 2
auto[1207959552:1342177279] 244 1 T3 2 T4 2 T13 2
auto[1342177280:1476395007] 168 1 T26 6 T42 4 T54 2
auto[1476395008:1610612735] 216 1 T1 2 T3 4 T26 4
auto[1610612736:1744830463] 202 1 T26 6 T23 2 T182 2
auto[1744830464:1879048191] 216 1 T14 2 T26 6 T42 8
auto[1879048192:2013265919] 170 1 T17 2 T26 2 T42 2
auto[2013265920:2147483647] 188 1 T4 2 T26 2 T51 2
auto[2147483648:2281701375] 189 1 T26 2 T42 6 T124 2
auto[2281701376:2415919103] 202 1 T4 2 T26 2 T70 2
auto[2415919104:2550136831] 196 1 T70 2 T44 2 T101 2
auto[2550136832:2684354559] 188 1 T26 2 T42 2 T23 6
auto[2684354560:2818572287] 210 1 T13 2 T70 2 T42 2
auto[2818572288:2952790015] 198 1 T14 4 T42 6 T126 2
auto[2952790016:3087007743] 186 1 T30 2 T42 8 T124 4
auto[3087007744:3221225471] 208 1 T26 6 T42 8 T57 2
auto[3221225472:3355443199] 188 1 T1 2 T17 2 T26 2
auto[3355443200:3489660927] 208 1 T17 2 T26 4 T70 2
auto[3489660928:3623878655] 184 1 T17 2 T42 4 T124 2
auto[3623878656:3758096383] 216 1 T30 2 T42 2 T124 2
auto[3758096384:3892314111] 206 1 T51 2 T70 2 T42 4
auto[3892314112:4026531839] 210 1 T3 2 T26 4 T44 4
auto[4026531840:4160749567] 164 1 T26 2 T108 2 T44 4
auto[4160749568:4294967295] 166 1 T42 6 T54 2 T44 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 140 1 T44 4 T190 2 T198 2
auto[0:134217727] auto[1] 80 1 T17 2 T18 2 T42 4
auto[134217728:268435455] auto[0] 152 1 T42 2 T44 8 T191 2
auto[134217728:268435455] auto[1] 84 1 T42 2 T126 2 T73 2
auto[268435456:402653183] auto[0] 146 1 T1 2 T14 2 T42 4
auto[268435456:402653183] auto[1] 80 1 T44 6 T47 2 T7 2
auto[402653184:536870911] auto[0] 98 1 T3 2 T4 2 T26 2
auto[402653184:536870911] auto[1] 58 1 T42 2 T231 2 T46 2
auto[536870912:671088639] auto[0] 112 1 T26 2 T44 4 T191 2
auto[536870912:671088639] auto[1] 54 1 T26 2 T88 2 T46 2
auto[671088640:805306367] auto[0] 128 1 T42 4 T108 2 T57 2
auto[671088640:805306367] auto[1] 40 1 T24 2 T191 2 T52 2
auto[805306368:939524095] auto[0] 142 1 T42 6 T44 2 T182 2
auto[805306368:939524095] auto[1] 60 1 T70 2 T42 4 T108 2
auto[939524096:1073741823] auto[0] 98 1 T14 2 T42 2 T44 4
auto[939524096:1073741823] auto[1] 58 1 T30 2 T26 2 T119 2
auto[1073741824:1207959551] auto[0] 148 1 T16 2 T17 2 T26 2
auto[1073741824:1207959551] auto[1] 62 1 T42 2 T54 2 T44 2
auto[1207959552:1342177279] auto[0] 170 1 T3 2 T13 2 T26 6
auto[1207959552:1342177279] auto[1] 74 1 T4 2 T17 2 T42 2
auto[1342177280:1476395007] auto[0] 116 1 T26 4 T42 2 T54 2
auto[1342177280:1476395007] auto[1] 52 1 T26 2 T42 2 T44 2
auto[1476395008:1610612735] auto[0] 140 1 T1 2 T3 4 T26 4
auto[1476395008:1610612735] auto[1] 76 1 T73 2 T111 2 T395 2
auto[1610612736:1744830463] auto[0] 128 1 T26 6 T23 2 T182 2
auto[1610612736:1744830463] auto[1] 74 1 T62 2 T45 2 T237 2
auto[1744830464:1879048191] auto[0] 148 1 T14 2 T26 4 T42 8
auto[1744830464:1879048191] auto[1] 68 1 T26 2 T44 2 T57 2
auto[1879048192:2013265919] auto[0] 126 1 T17 2 T26 2 T42 2
auto[1879048192:2013265919] auto[1] 44 1 T49 2 T88 2 T8 2
auto[2013265920:2147483647] auto[0] 126 1 T4 2 T26 2 T51 2
auto[2013265920:2147483647] auto[1] 62 1 T44 2 T45 2 T203 2
auto[2147483648:2281701375] auto[0] 130 1 T42 6 T124 2 T44 2
auto[2147483648:2281701375] auto[1] 59 1 T26 2 T111 1 T182 2
auto[2281701376:2415919103] auto[0] 142 1 T4 2 T26 2 T70 2
auto[2281701376:2415919103] auto[1] 60 1 T73 2 T50 2 T111 2
auto[2415919104:2550136831] auto[0] 134 1 T70 2 T44 2 T182 2
auto[2415919104:2550136831] auto[1] 62 1 T101 2 T7 2 T88 2
auto[2550136832:2684354559] auto[0] 114 1 T26 2 T23 4 T44 2
auto[2550136832:2684354559] auto[1] 74 1 T42 2 T23 2 T44 2
auto[2684354560:2818572287] auto[0] 146 1 T13 2 T70 2 T42 2
auto[2684354560:2818572287] auto[1] 64 1 T189 2 T53 2 T192 2
auto[2818572288:2952790015] auto[0] 138 1 T14 4 T42 2 T44 2
auto[2818572288:2952790015] auto[1] 60 1 T42 4 T126 2 T44 2
auto[2952790016:3087007743] auto[0] 136 1 T30 2 T42 6 T124 4
auto[2952790016:3087007743] auto[1] 50 1 T42 2 T122 2 T191 2
auto[3087007744:3221225471] auto[0] 136 1 T26 4 T42 6 T57 2
auto[3087007744:3221225471] auto[1] 72 1 T26 2 T42 2 T182 2
auto[3221225472:3355443199] auto[0] 126 1 T17 2 T54 2 T44 2
auto[3221225472:3355443199] auto[1] 62 1 T1 2 T26 2 T42 2
auto[3355443200:3489660927] auto[0] 130 1 T17 2 T26 2 T70 2
auto[3355443200:3489660927] auto[1] 78 1 T26 2 T277 2 T111 2
auto[3489660928:3623878655] auto[0] 124 1 T42 2 T54 4 T44 8
auto[3489660928:3623878655] auto[1] 60 1 T17 2 T42 2 T124 2
auto[3623878656:3758096383] auto[0] 138 1 T30 2 T42 2 T44 2
auto[3623878656:3758096383] auto[1] 78 1 T124 2 T44 2 T47 2
auto[3758096384:3892314111] auto[0] 118 1 T51 2 T70 2 T124 2
auto[3758096384:3892314111] auto[1] 88 1 T42 4 T108 2 T44 2
auto[3892314112:4026531839] auto[0] 128 1 T26 4 T44 2 T38 2
auto[3892314112:4026531839] auto[1] 82 1 T3 2 T44 2 T49 2
auto[4026531840:4160749567] auto[0] 96 1 T26 2 T108 2 T44 2
auto[4026531840:4160749567] auto[1] 68 1 T44 2 T122 2 T182 2
auto[4160749568:4294967295] auto[0] 116 1 T42 6 T54 2 T44 2
auto[4160749568:4294967295] auto[1] 50 1 T112 2 T8 2 T204 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%