dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4164 1 T1 6 T4 2 T13 10
auto[1] 2209 1 T1 4 T4 4 T13 6



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 194 1 T4 2 T39 4 T40 10
auto[134217728:268435455] 210 1 T16 2 T39 4 T40 2
auto[268435456:402653183] 252 1 T39 2 T40 2 T43 4
auto[402653184:536870911] 186 1 T39 4 T40 2 T23 2
auto[536870912:671088639] 200 1 T26 2 T39 2 T40 2
auto[671088640:805306367] 228 1 T1 2 T39 8 T40 4
auto[805306368:939524095] 212 1 T27 2 T39 8 T40 2
auto[939524096:1073741823] 166 1 T27 2 T39 8 T166 2
auto[1073741824:1207959551] 212 1 T39 2 T40 2 T41 2
auto[1207959552:1342177279] 206 1 T40 2 T43 2 T170 2
auto[1342177280:1476395007] 209 1 T13 2 T15 2 T39 2
auto[1476395008:1610612735] 192 1 T16 4 T39 2 T40 4
auto[1610612736:1744830463] 186 1 T13 2 T15 2 T39 2
auto[1744830464:1879048191] 208 1 T13 2 T39 4 T40 4
auto[1879048192:2013265919] 206 1 T1 2 T16 2 T39 2
auto[2013265920:2147483647] 234 1 T13 2 T27 2 T39 6
auto[2147483648:2281701375] 200 1 T16 2 T39 8 T170 2
auto[2281701376:2415919103] 180 1 T16 2 T39 2 T40 2
auto[2415919104:2550136831] 176 1 T40 2 T166 2 T167 2
auto[2550136832:2684354559] 198 1 T16 2 T27 2 T40 2
auto[2684354560:2818572287] 206 1 T33 2 T39 2 T40 4
auto[2818572288:2952790015] 192 1 T39 4 T40 2 T43 4
auto[2952790016:3087007743] 196 1 T1 2 T4 2 T19 2
auto[3087007744:3221225471] 190 1 T4 2 T39 4 T40 4
auto[3221225472:3355443199] 164 1 T1 2 T16 2 T39 10
auto[3355443200:3489660927] 188 1 T14 2 T39 2 T40 6
auto[3489660928:3623878655] 202 1 T1 2 T39 2 T40 4
auto[3623878656:3758096383] 224 1 T13 2 T19 2 T39 4
auto[3758096384:3892314111] 188 1 T13 2 T39 2 T40 2
auto[3892314112:4026531839] 192 1 T33 2 T39 2 T45 2
auto[4026531840:4160749567] 182 1 T13 2 T27 4 T33 2
auto[4160749568:4294967295] 194 1 T13 2 T26 2 T165 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 108 1 T39 4 T40 8 T165 2
auto[0:134217727] auto[1] 86 1 T4 2 T40 2 T45 2
auto[134217728:268435455] auto[0] 142 1 T16 2 T39 4 T171 2
auto[134217728:268435455] auto[1] 68 1 T40 2 T41 2 T34 2
auto[268435456:402653183] auto[0] 170 1 T39 2 T43 4 T24 2
auto[268435456:402653183] auto[1] 82 1 T40 2 T113 2 T25 2
auto[402653184:536870911] auto[0] 126 1 T39 4 T40 2 T43 2
auto[402653184:536870911] auto[1] 60 1 T23 2 T216 2 T302 2
auto[536870912:671088639] auto[0] 136 1 T40 2 T34 2 T51 4
auto[536870912:671088639] auto[1] 64 1 T26 2 T39 2 T59 2
auto[671088640:805306367] auto[0] 158 1 T1 2 T39 8 T7 2
auto[671088640:805306367] auto[1] 70 1 T40 4 T171 2 T48 2
auto[805306368:939524095] auto[0] 150 1 T27 2 T39 6 T40 2
auto[805306368:939524095] auto[1] 62 1 T39 2 T47 2 T7 4
auto[939524096:1073741823] auto[0] 102 1 T27 2 T39 2 T166 2
auto[939524096:1073741823] auto[1] 64 1 T39 6 T168 2 T114 2
auto[1073741824:1207959551] auto[0] 128 1 T39 2 T40 2 T41 2
auto[1073741824:1207959551] auto[1] 84 1 T23 2 T43 4 T114 2
auto[1207959552:1342177279] auto[0] 134 1 T43 2 T170 2 T131 2
auto[1207959552:1342177279] auto[1] 72 1 T40 2 T7 2 T114 2
auto[1342177280:1476395007] auto[0] 126 1 T13 2 T39 2 T40 4
auto[1342177280:1476395007] auto[1] 83 1 T15 2 T40 2 T7 2
auto[1476395008:1610612735] auto[0] 130 1 T16 4 T39 2 T40 2
auto[1476395008:1610612735] auto[1] 62 1 T40 2 T7 4 T28 2
auto[1610612736:1744830463] auto[0] 120 1 T13 2 T39 2 T125 2
auto[1610612736:1744830463] auto[1] 66 1 T15 2 T24 2 T48 4
auto[1744830464:1879048191] auto[0] 136 1 T40 4 T45 2 T41 2
auto[1744830464:1879048191] auto[1] 72 1 T13 2 T39 4 T113 2
auto[1879048192:2013265919] auto[0] 128 1 T1 2 T16 2 T39 2
auto[1879048192:2013265919] auto[1] 78 1 T43 4 T211 2 T6 2
auto[2013265920:2147483647] auto[0] 154 1 T13 2 T27 2 T39 2
auto[2013265920:2147483647] auto[1] 80 1 T39 4 T40 4 T7 4
auto[2147483648:2281701375] auto[0] 150 1 T16 2 T39 6 T170 2
auto[2147483648:2281701375] auto[1] 50 1 T39 2 T8 4 T51 2
auto[2281701376:2415919103] auto[0] 122 1 T16 2 T39 2 T40 2
auto[2281701376:2415919103] auto[1] 58 1 T167 2 T113 2 T89 2
auto[2415919104:2550136831] auto[0] 128 1 T40 2 T166 2 T43 4
auto[2415919104:2550136831] auto[1] 48 1 T167 2 T7 2 T69 2
auto[2550136832:2684354559] auto[0] 118 1 T16 2 T40 2 T6 2
auto[2550136832:2684354559] auto[1] 80 1 T27 2 T7 2 T228 2
auto[2684354560:2818572287] auto[0] 130 1 T33 2 T40 4 T43 4
auto[2684354560:2818572287] auto[1] 76 1 T39 2 T43 4 T7 2
auto[2818572288:2952790015] auto[0] 112 1 T39 4 T43 4 T47 2
auto[2818572288:2952790015] auto[1] 80 1 T40 2 T91 2 T54 2
auto[2952790016:3087007743] auto[0] 130 1 T39 6 T43 8 T168 2
auto[2952790016:3087007743] auto[1] 66 1 T1 2 T4 2 T19 2
auto[3087007744:3221225471] auto[0] 128 1 T4 2 T39 4 T40 2
auto[3087007744:3221225471] auto[1] 62 1 T40 2 T43 2 T379 2
auto[3221225472:3355443199] auto[0] 86 1 T16 2 T39 4 T40 4
auto[3221225472:3355443199] auto[1] 78 1 T1 2 T39 6 T23 2
auto[3355443200:3489660927] auto[0] 124 1 T39 2 T40 4 T41 2
auto[3355443200:3489660927] auto[1] 64 1 T14 2 T40 2 T167 2
auto[3489660928:3623878655] auto[0] 158 1 T1 2 T39 2 T40 2
auto[3489660928:3623878655] auto[1] 44 1 T40 2 T69 2 T56 2
auto[3623878656:3758096383] auto[0] 148 1 T39 2 T40 2 T43 6
auto[3623878656:3758096383] auto[1] 76 1 T13 2 T19 2 T39 2
auto[3758096384:3892314111] auto[0] 128 1 T39 2 T171 2 T43 4
auto[3758096384:3892314111] auto[1] 60 1 T13 2 T40 2 T5 2
auto[3892314112:4026531839] auto[0] 118 1 T33 2 T39 2 T125 2
auto[3892314112:4026531839] auto[1] 74 1 T45 2 T23 2 T7 2
auto[4026531840:4160749567] auto[0] 120 1 T13 2 T27 4 T33 2
auto[4026531840:4160749567] auto[1] 62 1 T40 4 T7 4 T216 2
auto[4160749568:4294967295] auto[0] 116 1 T13 2 T7 2 T379 4
auto[4160749568:4294967295] auto[1] 78 1 T26 2 T165 2 T168 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%