Group : keymgr_env_pkg::keymgr_env_cov::lc_disable_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : keymgr_env_pkg::keymgr_env_cov::lc_disable_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
76.19 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_keymgr_env_0.1/keymgr_env_cov.sv


Summary for Group keymgr_env_pkg::keymgr_env_cov::lc_disable_cg

CATEGORY   EXPECTED   UNCOVERED   COVERED   PERCENT   
Variables 14 1 13 92.86
Crosses 49 14 35 71.43


Variables for Group keymgr_env_pkg::keymgr_env_cov::lc_disable_cg
VARIABLE   EXPECTED   UNCOVERED   COVERED   PERCENT   GOAL   WEIGHT   AT LEAST   AUTO BIN MAX   COMMENT   
op_cp 5 1 4 80.00 100 1 1 0
state_cp 7 0 7 100.00 100 1 1 0
wip_cp 2 0 2 100.00 100 1 1 2


Crosses for Group keymgr_env_pkg::keymgr_env_cov::lc_disable_cg
CROSS   EXPECTED   UNCOVERED   COVERED   PERCENT   GOAL   WEIGHT   AT LEAST   PRINT MISSING   COMMENT   
state_x_wip_cross 14 1 13 92.86 100 1 1 0
state_x_op_cross 35 13 22 62.86 100 1 1 0


Summary for Variable op_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 5 1 4 80.00


Automatically Generated Bins for op_cp

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
auto[OpDisable] 0 1 1


Covered bins
NAME   COUNT   AT LEAST   STATUS   TEST   COUNT   TEST   COUNT   TEST   COUNT   
auto[OpAdvance] 97 1 T3 1 T32 1 T38 1
auto[OpGenId] 22 1 T110 1 T48 1 T192 1
auto[OpGenSwOut] 29 1 T56 1 T193 2 T194 1
auto[OpGenHwOut] 25 1 T111 1 T5 1 T6 1


Summary for Variable state_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 7 0 7 100.00


Automatically Generated Bins for state_cp

Bins
NAME   COUNT   AT LEAST   STATUS   TEST   COUNT   TEST   COUNT   TEST   COUNT   
auto[StReset] 1646 1 T1 2 T16 4 T32 1
auto[StInit] 160 1 T13 1 T32 1 T39 1
auto[StCreatorRootKey] 62 1 T3 1 T45 1 T88 2
auto[StOwnerIntKey] 42 1 T16 1 T51 1 T52 1
auto[StOwnerKey] 29 1 T2 1 T38 1 T97 1
auto[StDisabled] 388 1 T1 7 T32 7 T39 11
auto[StInvalid] 44 1 T33 1 T34 1 T43 1


Summary for Variable wip_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for wip_cp

Bins
NAME   COUNT   AT LEAST   STATUS   TEST   COUNT   TEST   COUNT   TEST   COUNT   
auto[0] 3265 1 T1 10 T2 2 T3 1
auto[1] 173 1 T3 1 T32 1 T38 1


Summary for Cross state_x_wip_cross

Samples crossed: state_cp wip_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 14 1 13 92.86 1


Automatically Generated Cross Bins for state_x_wip_cross

Uncovered bins
state_cpwip_cpCOUNTAT LEASTNUMBERSTATUS
[auto[StInvalid]] [auto[1]] 0 1 1


Covered bins
state_cp   wip_cp   COUNT   AT LEAST   STATUS   TEST   COUNT   TEST   COUNT   TEST   COUNT   
auto[StReset] auto[0] 1624 1 T1 2 T16 4 T32 1
auto[StReset] auto[1] 22 1 T39 1 T88 1 T195 1
auto[StInit] auto[0] 68 1 T13 1 T39 1 T134 1
auto[StInit] auto[1] 92 1 T32 1 T98 1 T42 2
auto[StCreatorRootKey] auto[0] 30 1 T45 1 T88 1 T46 1
auto[StCreatorRootKey] auto[1] 32 1 T3 1 T88 1 T109 1
auto[StOwnerIntKey] auto[0] 30 1 T16 1 T51 1 T52 1
auto[StOwnerIntKey] auto[1] 12 1 T40 1 T194 1 T68 2
auto[StOwnerKey] auto[0] 21 1 T2 1 T97 1 T56 1
auto[StOwnerKey] auto[1] 8 1 T38 1 T55 1 T56 1
auto[StDisabled] auto[0] 381 1 T1 7 T32 7 T39 11
auto[StDisabled] auto[1] 7 1 T53 1 T54 1 T196 1
auto[StInvalid] auto[0] 44 1 T33 1 T34 1 T43 1


Summary for Cross state_x_op_cross

Samples crossed: state_cp op_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 35 13 22 62.86 13


Automatically Generated Cross Bins for state_x_op_cross

Element holes
state_cpop_cpCOUNTAT LEASTNUMBERSTATUS
[auto[StInvalid]] * -- -- 5


Uncovered bins
state_cp   op_cp   COUNT   AT LEAST   NUMBER   STATUS   
[auto[StReset]] [auto[OpGenId]] 0 1 1
[auto[StReset]] [auto[OpGenHwOut] , auto[OpDisable]] -- -- 2
[auto[StInit] , auto[StCreatorRootKey] , auto[StOwnerIntKey] , auto[StOwnerKey] , auto[StDisabled]] [auto[OpDisable]] -- -- 5


Covered bins
state_cp   op_cp   COUNT   AT LEAST   STATUS   TEST   COUNT   TEST   COUNT   TEST   COUNT   
auto[StReset] auto[OpAdvance] 21 1 T39 1 T88 1 T195 1
auto[StReset] auto[OpGenSwOut] 1 1 T197 1 - - - -
auto[StInit] auto[OpAdvance] 47 1 T32 1 T98 1 T42 2
auto[StInit] auto[OpGenId] 14 1 T110 1 T192 1 T193 1
auto[StInit] auto[OpGenSwOut] 17 1 T193 2 T194 1 T198 2
auto[StInit] auto[OpGenHwOut] 14 1 T111 1 T40 1 T199 1
auto[StCreatorRootKey] auto[OpAdvance] 17 1 T3 1 T88 1 T109 1
auto[StCreatorRootKey] auto[OpGenId] 4 1 T48 1 T62 1 T200 1
auto[StCreatorRootKey] auto[OpGenSwOut] 7 1 T201 1 T202 1 T31 1
auto[StCreatorRootKey] auto[OpGenHwOut] 4 1 T5 1 T178 1 T8 1
auto[StOwnerIntKey] auto[OpAdvance] 7 1 T40 1 T68 2 T203 1
auto[StOwnerIntKey] auto[OpGenId] 1 1 T204 1 - - - -
auto[StOwnerIntKey] auto[OpGenSwOut] 1 1 T205 1 - - - -
auto[StOwnerIntKey] auto[OpGenHwOut] 3 1 T194 1 T206 1 T207 1
auto[StOwnerKey] auto[OpAdvance] 3 1 T38 1 T55 1 T194 1
auto[StOwnerKey] auto[OpGenId] 1 1 T208 1 - - - -
auto[StOwnerKey] auto[OpGenSwOut] 2 1 T56 1 T209 1 - -
auto[StOwnerKey] auto[OpGenHwOut] 2 1 T6 1 T210 1 - -
auto[StDisabled] auto[OpAdvance] 2 1 T54 1 T211 1 - -
auto[StDisabled] auto[OpGenId] 2 1 T53 1 T196 1 - -
auto[StDisabled] auto[OpGenSwOut] 1 1 T210 1 - - - -
auto[StDisabled] auto[OpGenHwOut] 2 1 T212 1 T213 1 - -