dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4050 1 T3 8 T13 28 T15 30
auto[1] 1953 1 T1 2 T4 6 T13 16



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 166 1 T188 2 T28 2 T187 2
auto[134217728:268435455] 202 1 T1 2 T13 2 T100 2
auto[268435456:402653183] 210 1 T3 2 T13 2 T15 2
auto[402653184:536870911] 157 1 T81 2 T48 2 T53 2
auto[536870912:671088639] 192 1 T115 4 T32 2 T176 2
auto[671088640:805306367] 192 1 T15 2 T187 2 T226 2
auto[805306368:939524095] 216 1 T13 2 T85 2 T50 2
auto[939524096:1073741823] 204 1 T48 2 T28 2 T85 2
auto[1073741824:1207959551] 180 1 T4 2 T15 4 T48 2
auto[1207959552:1342177279] 162 1 T13 4 T24 2 T103 2
auto[1342177280:1476395007] 188 1 T13 2 T79 2 T36 2
auto[1476395008:1610612735] 166 1 T4 2 T13 2 T15 2
auto[1610612736:1744830463] 184 1 T13 2 T110 2 T24 2
auto[1744830464:1879048191] 200 1 T13 2 T15 2 T61 4
auto[1879048192:2013265919] 154 1 T115 2 T61 2 T87 2
auto[2013265920:2147483647] 180 1 T15 2 T79 2 T81 2
auto[2147483648:2281701375] 188 1 T13 2 T79 2 T61 2
auto[2281701376:2415919103] 198 1 T27 2 T103 2 T36 2
auto[2415919104:2550136831] 180 1 T13 2 T15 4 T25 4
auto[2550136832:2684354559] 190 1 T4 2 T15 2 T27 2
auto[2684354560:2818572287] 170 1 T13 4 T115 2 T36 2
auto[2818572288:2952790015] 212 1 T13 2 T15 2 T100 2
auto[2952790016:3087007743] 196 1 T3 4 T13 4 T15 2
auto[3087007744:3221225471] 168 1 T13 2 T81 2 T27 2
auto[3221225472:3355443199] 180 1 T103 2 T53 2 T135 2
auto[3355443200:3489660927] 228 1 T13 4 T48 2 T36 2
auto[3489660928:3623878655] 184 1 T15 2 T79 2 T81 2
auto[3623878656:3758096383] 174 1 T15 2 T18 2 T115 2
auto[3758096384:3892314111] 176 1 T3 2 T186 4 T226 2
auto[3892314112:4026531839] 202 1 T13 2 T15 4 T115 2
auto[4026531840:4160749567] 216 1 T15 2 T85 2 T103 4
auto[4160749568:4294967295] 188 1 T13 4 T15 2 T79 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 108 1 T187 2 T93 2 T229 2
auto[0:134217727] auto[1] 58 1 T188 2 T28 2 T6 2
auto[134217728:268435455] auto[0] 136 1 T13 2 T100 2 T24 2
auto[134217728:268435455] auto[1] 66 1 T1 2 T416 2 T42 2
auto[268435456:402653183] auto[0] 148 1 T3 2 T15 2 T188 2
auto[268435456:402653183] auto[1] 62 1 T13 2 T24 2 T103 2
auto[402653184:536870911] auto[0] 112 1 T81 2 T48 2 T53 2
auto[402653184:536870911] auto[1] 45 1 T178 2 T65 2 T233 2
auto[536870912:671088639] auto[0] 120 1 T115 2 T32 2 T50 2
auto[536870912:671088639] auto[1] 72 1 T115 2 T176 2 T120 2
auto[671088640:805306367] auto[0] 138 1 T15 2 T187 2 T226 2
auto[671088640:805306367] auto[1] 54 1 T95 2 T41 2 T403 2
auto[805306368:939524095] auto[0] 142 1 T13 2 T85 2 T50 2
auto[805306368:939524095] auto[1] 74 1 T6 2 T93 2 T62 2
auto[939524096:1073741823] auto[0] 144 1 T48 2 T28 2 T85 2
auto[939524096:1073741823] auto[1] 60 1 T93 2 T218 2 T223 2
auto[1073741824:1207959551] auto[0] 118 1 T15 4 T48 2 T103 2
auto[1073741824:1207959551] auto[1] 62 1 T4 2 T226 2 T65 2
auto[1207959552:1342177279] auto[0] 116 1 T13 2 T24 2 T103 2
auto[1207959552:1342177279] auto[1] 46 1 T13 2 T6 2 T125 2
auto[1342177280:1476395007] auto[0] 122 1 T13 2 T79 2 T198 2
auto[1342177280:1476395007] auto[1] 66 1 T36 2 T135 2 T125 2
auto[1476395008:1610612735] auto[0] 110 1 T13 2 T15 2 T53 2
auto[1476395008:1610612735] auto[1] 56 1 T4 2 T278 2 T372 2
auto[1610612736:1744830463] auto[0] 116 1 T13 2 T24 2 T102 2
auto[1610612736:1744830463] auto[1] 68 1 T110 2 T352 2 T90 2
auto[1744830464:1879048191] auto[0] 142 1 T176 2 T26 2 T6 4
auto[1744830464:1879048191] auto[1] 58 1 T13 2 T15 2 T61 4
auto[1879048192:2013265919] auto[0] 92 1 T115 2 T87 2 T82 2
auto[1879048192:2013265919] auto[1] 62 1 T61 2 T190 2 T19 2
auto[2013265920:2147483647] auto[0] 136 1 T15 2 T79 2 T188 2
auto[2013265920:2147483647] auto[1] 44 1 T81 2 T183 2 T421 2
auto[2147483648:2281701375] auto[0] 126 1 T13 2 T79 2 T53 2
auto[2147483648:2281701375] auto[1] 62 1 T61 2 T6 2 T65 2
auto[2281701376:2415919103] auto[0] 134 1 T103 2 T32 2 T189 2
auto[2281701376:2415919103] auto[1] 64 1 T27 2 T36 2 T258 2
auto[2415919104:2550136831] auto[0] 110 1 T13 2 T15 4 T25 2
auto[2415919104:2550136831] auto[1] 70 1 T25 2 T31 2 T50 2
auto[2550136832:2684354559] auto[0] 146 1 T15 2 T27 2 T28 2
auto[2550136832:2684354559] auto[1] 44 1 T4 2 T180 2 T89 2
auto[2684354560:2818572287] auto[0] 110 1 T13 2 T115 2 T187 2
auto[2684354560:2818572287] auto[1] 60 1 T13 2 T36 2 T190 2
auto[2818572288:2952790015] auto[0] 134 1 T100 2 T102 2 T176 2
auto[2818572288:2952790015] auto[1] 78 1 T13 2 T15 2 T280 2
auto[2952790016:3087007743] auto[0] 130 1 T3 4 T13 2 T18 2
auto[2952790016:3087007743] auto[1] 66 1 T13 2 T15 2 T48 2
auto[3087007744:3221225471] auto[0] 106 1 T81 2 T27 2 T103 2
auto[3087007744:3221225471] auto[1] 62 1 T13 2 T228 2 T275 2
auto[3221225472:3355443199] auto[0] 134 1 T53 2 T135 2 T263 2
auto[3221225472:3355443199] auto[1] 46 1 T103 2 T55 2 T218 2
auto[3355443200:3489660927] auto[0] 172 1 T13 4 T36 2 T62 2
auto[3355443200:3489660927] auto[1] 56 1 T48 2 T120 2 T6 2
auto[3489660928:3623878655] auto[0] 122 1 T15 2 T79 2 T87 2
auto[3489660928:3623878655] auto[1] 62 1 T81 2 T26 2 T253 2
auto[3623878656:3758096383] auto[0] 110 1 T15 2 T115 2 T25 2
auto[3623878656:3758096383] auto[1] 64 1 T18 2 T188 2 T177 2
auto[3758096384:3892314111] auto[0] 118 1 T3 2 T226 2 T62 2
auto[3758096384:3892314111] auto[1] 58 1 T186 4 T352 2 T33 2
auto[3892314112:4026531839] auto[0] 136 1 T13 2 T15 4 T115 2
auto[3892314112:4026531839] auto[1] 66 1 T28 2 T61 2 T186 2
auto[4026531840:4160749567] auto[0] 146 1 T15 2 T85 2 T36 2
auto[4026531840:4160749567] auto[1] 70 1 T103 4 T93 2 T263 2
auto[4160749568:4294967295] auto[0] 116 1 T13 2 T15 2 T79 2
auto[4160749568:4294967295] auto[1] 72 1 T13 2 T186 2 T201 4

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%