Group : keymgr_dpe_env_pkg::keymgr_dpe_env_cov::reseed_interval_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : keymgr_dpe_env_pkg::keymgr_dpe_env_cov::reseed_interval_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
51.35 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_keymgr_dpe_env_0.1/keymgr_dpe_env_cov.sv



Summary for Group keymgr_dpe_env_pkg::keymgr_dpe_env_cov::reseed_interval_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 37 18 19 51.35


Variables for Group keymgr_dpe_env_pkg::keymgr_dpe_env_cov::reseed_interval_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
reseed_interval_cp 37 18 19 51.35 100 1 1 0


Summary for Variable reseed_interval_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 37 18 19 51.35


User Defined Bins for reseed_interval_cp

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
large_values[3] 0 1 1
large_values[5] 0 1 1
large_values[6] 0 1 1
large_values[7] 0 1 1
large_values[10] 0 1 1
large_values[12] 0 1 1
large_values[18] 0 1 1
large_values[19] 0 1 1
large_values[20] 0 1 1
large_values[22] 0 1 1
large_values[23] 0 1 1
large_values[24] 0 1 1
large_values[26] 0 1 1
large_values[27] 0 1 1
large_values[29] 0 1 1
large_values[30] 0 1 1
large_values[31] 0 1 1
small_values[0] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
large_values[0] 63 1 T4 1 T5 1 T6 1
large_values[1] 1 1 T82 1 - - - -
large_values[2] 1 1 T97 1 - - - -
large_values[4] 2 1 T81 1 T98 1 - -
large_values[8] 1 1 T4 1 - - - -
large_values[9] 2 1 T83 1 T99 1 - -
large_values[11] 1 1 T80 1 - - - -
large_values[13] 2 1 T77 1 T100 1 - -
large_values[14] 1 1 T101 1 - - - -
large_values[15] 1 1 T102 1 - - - -
large_values[16] 1 1 T103 1 - - - -
large_values[17] 1 1 T16 1 - - - -
large_values[21] 2 1 T24 1 T104 1 - -
large_values[25] 1 1 T84 1 - - - -
large_values[28] 1 1 T105 1 - - - -
small_values[1] 5 1 T106 1 T107 1 T108 1
small_values[2] 3 1 T13 1 T109 1 T110 1
small_values[3] 6 1 T5 1 T6 1 T90 1
small_values[4] 3 1 T11 1 T111 1 T112 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%