Group : keymgr_dpe_env_pkg::keymgr_dpe_env_cov::reseed_interval_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : keymgr_dpe_env_pkg::keymgr_dpe_env_cov::reseed_interval_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
48.65 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_keymgr_dpe_env_0.1/keymgr_dpe_env_cov.sv



Summary for Group keymgr_dpe_env_pkg::keymgr_dpe_env_cov::reseed_interval_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 37 19 18 48.65


Variables for Group keymgr_dpe_env_pkg::keymgr_dpe_env_cov::reseed_interval_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
reseed_interval_cp 37 19 18 48.65 100 1 1 0


Summary for Variable reseed_interval_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 37 19 18 48.65


User Defined Bins for reseed_interval_cp

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
large_values[1] 0 1 1
large_values[3] 0 1 1
large_values[6] 0 1 1
large_values[9] 0 1 1
large_values[11] 0 1 1
large_values[12] 0 1 1
large_values[13] 0 1 1
large_values[14] 0 1 1
large_values[15] 0 1 1
large_values[16] 0 1 1
large_values[17] 0 1 1
large_values[18] 0 1 1
large_values[21] 0 1 1
large_values[23] 0 1 1
large_values[24] 0 1 1
large_values[25] 0 1 1
large_values[27] 0 1 1
large_values[30] 0 1 1
large_values[31] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
large_values[0] 67 1 T1 1 T2 1 T7 2
large_values[2] 2 1 T8 1 T77 1 - -
large_values[4] 1 1 T2 1 - - - -
large_values[5] 1 1 T87 1 - - - -
large_values[7] 1 1 T88 1 - - - -
large_values[8] 1 1 T85 1 - - - -
large_values[10] 1 1 T81 1 - - - -
large_values[19] 1 1 T89 1 - - - -
large_values[20] 2 1 T14 1 T79 1 - -
large_values[22] 1 1 T90 1 - - - -
large_values[26] 1 1 T76 1 - - - -
large_values[28] 1 1 T1 1 - - - -
large_values[29] 1 1 T91 1 - - - -
small_values[0] 1 1 T92 1 - - - -
small_values[1] 6 1 T75 1 T93 1 T94 1
small_values[2] 4 1 T78 1 T80 1 T95 1
small_values[3] 4 1 T86 1 T96 1 T97 1
small_values[4] 3 1 T9 1 T35 1 T98 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%