Group : keymgr_dpe_env_pkg::keymgr_dpe_env_cov::reseed_interval_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : keymgr_dpe_env_pkg::keymgr_dpe_env_cov::reseed_interval_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
48.65 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_keymgr_dpe_env_0.1/keymgr_dpe_env_cov.sv



Summary for Group keymgr_dpe_env_pkg::keymgr_dpe_env_cov::reseed_interval_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 37 19 18 48.65


Variables for Group keymgr_dpe_env_pkg::keymgr_dpe_env_cov::reseed_interval_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
reseed_interval_cp 37 19 18 48.65 100 1 1 0


Summary for Variable reseed_interval_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 37 19 18 48.65


User Defined Bins for reseed_interval_cp

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
large_values[1] 0 1 1
large_values[3] 0 1 1
large_values[4] 0 1 1
large_values[5] 0 1 1
large_values[7] 0 1 1
large_values[8] 0 1 1
large_values[10] 0 1 1
large_values[11] 0 1 1
large_values[14] 0 1 1
large_values[15] 0 1 1
large_values[16] 0 1 1
large_values[17] 0 1 1
large_values[18] 0 1 1
large_values[20] 0 1 1
large_values[22] 0 1 1
large_values[24] 0 1 1
large_values[25] 0 1 1
large_values[27] 0 1 1
large_values[28] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
large_values[0] 65 1 T2 1 T3 1 T4 2
large_values[2] 1 1 T80 1 - - - -
large_values[6] 1 1 T111 1 - - - -
large_values[9] 1 1 T112 1 - - - -
large_values[12] 1 1 T113 1 - - - -
large_values[13] 1 1 T73 1 - - - -
large_values[19] 1 1 T8 1 - - - -
large_values[21] 2 1 T114 1 T115 1 - -
large_values[23] 1 1 T116 1 - - - -
large_values[26] 1 1 T76 1 - - - -
large_values[29] 1 1 T117 1 - - - -
large_values[30] 1 1 T118 1 - - - -
large_values[31] 2 1 T98 1 T119 1 - -
small_values[0] 4 1 T2 1 T9 1 T14 1
small_values[1] 4 1 T99 1 T100 1 T120 1
small_values[2] 4 1 T3 1 T121 1 T122 1
small_values[3] 4 1 T10 1 T85 1 T123 1
small_values[4] 3 1 T124 1 T125 1 T126 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%