Unified Coverage Report :: Module :: adc_ctrl_csr_assert_fpv

Module : adc_ctrl_csr_assert_fpv

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.00						96.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_fpv_adc_ctrl_csr_assert_0/adc_ctrl_csr_assert_fpv.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.adc_ctrl_csr_assert	96.00						96.00

---

Module Instance : tb.dut.adc_ctrl_csr_assert

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.00						96.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.00						96.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00	100.00			100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Since this is the module's only instance, the coverage report is the same as for the module.

Assert Coverage for Module : adc_ctrl_csr_assert_fpv

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	25	25	100.00	24	96.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	25	25	100.00	24	96.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
TlulOOBAddrErr_A	2147483647	0	0	0
adc_chn0_filter_ctl_0_rd_A	2147483647	2251	0	0
adc_chn0_filter_ctl_1_rd_A	2147483647	2246	0	0
adc_chn0_filter_ctl_2_rd_A	2147483647	2239	0	0
adc_chn0_filter_ctl_3_rd_A	2147483647	2042	0	0
adc_chn0_filter_ctl_4_rd_A	2147483647	1999	0	0
adc_chn0_filter_ctl_5_rd_A	2147483647	2354	0	0
adc_chn0_filter_ctl_6_rd_A	2147483647	2116	0	0
adc_chn0_filter_ctl_7_rd_A	2147483647	2319	0	0
adc_chn1_filter_ctl_0_rd_A	2147483647	2215	0	0
adc_chn1_filter_ctl_1_rd_A	2147483647	2304	0	0
adc_chn1_filter_ctl_2_rd_A	2147483647	2263	0	0
adc_chn1_filter_ctl_3_rd_A	2147483647	2275	0	0
adc_chn1_filter_ctl_4_rd_A	2147483647	2035	0	0
adc_chn1_filter_ctl_5_rd_A	2147483647	2077	0	0
adc_chn1_filter_ctl_6_rd_A	2147483647	2375	0	0
adc_chn1_filter_ctl_7_rd_A	2147483647	2103	0	0
adc_en_ctl_rd_A	2147483647	1954	0	0
adc_fsm_rst_rd_A	2147483647	1813	0	0
adc_intr_ctl_rd_A	2147483647	2254	0	0
adc_lp_sample_ctl_rd_A	2147483647	1851	0	0
adc_pd_ctl_rd_A	2147483647	2152	0	0
adc_sample_ctl_rd_A	2147483647	1817	0	0
adc_wakeup_ctl_rd_A	2147483647	2084	0	0
intr_enable_rd_A	2147483647	2363	0	0

TlulOOBAddrErr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	0	0	0

adc_chn0_filter_ctl_0_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2251	0	0
T14	123230	33	0	0
T15	0	25	0	0
T16	0	9	0	0
T17	0	47	0	0
T18	0	11	0	0
T19	0	29	0	0
T20	0	34	0	0
T21	0	40	0	0
T22	0	15	0	0
T23	0	4	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_chn0_filter_ctl_1_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2246	0	0
T14	123230	22	0	0
T15	0	32	0	0
T16	0	17	0	0
T17	0	41	0	0
T18	0	25	0	0
T19	0	43	0	0
T20	0	30	0	0
T21	0	66	0	0
T22	0	27	0	0
T23	0	15	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_chn0_filter_ctl_2_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2239	0	0
T14	123230	30	0	0
T15	0	44	0	0
T16	0	12	0	0
T17	0	37	0	0
T18	0	15	0	0
T19	0	35	0	0
T20	0	51	0	0
T21	0	40	0	0
T22	0	36	0	0
T23	0	12	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_chn0_filter_ctl_3_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2042	0	0
T14	123230	22	0	0
T15	0	42	0	0
T16	0	23	0	0
T17	0	32	0	0
T18	0	14	0	0
T19	0	41	0	0
T20	0	31	0	0
T21	0	45	0	0
T22	0	33	0	0
T23	0	4	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_chn0_filter_ctl_4_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1999	0	0
T14	123230	31	0	0
T15	0	32	0	0
T16	0	15	0	0
T17	0	35	0	0
T18	0	13	0	0
T19	0	43	0	0
T20	0	44	0	0
T21	0	50	0	0
T22	0	21	0	0
T23	0	17	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_chn0_filter_ctl_5_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2354	0	0
T14	123230	22	0	0
T15	0	33	0	0
T16	0	23	0	0
T17	0	43	0	0
T18	0	3	0	0
T19	0	34	0	0
T20	0	54	0	0
T21	0	34	0	0
T22	0	17	0	0
T23	0	16	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_chn0_filter_ctl_6_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2116	0	0
T14	123230	32	0	0
T15	0	37	0	0
T16	0	11	0	0
T17	0	32	0	0
T18	0	3	0	0
T19	0	34	0	0
T20	0	53	0	0
T21	0	36	0	0
T22	0	24	0	0
T23	0	8	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_chn0_filter_ctl_7_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2319	0	0
T14	123230	43	0	0
T15	0	24	0	0
T16	0	9	0	0
T17	0	43	0	0
T18	0	10	0	0
T19	0	42	0	0
T20	0	36	0	0
T21	0	35	0	0
T22	0	27	0	0
T23	0	19	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_chn1_filter_ctl_0_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2215	0	0
T14	123230	27	0	0
T15	0	28	0	0
T16	0	21	0	0
T17	0	45	0	0
T18	0	15	0	0
T19	0	29	0	0
T20	0	25	0	0
T21	0	44	0	0
T22	0	24	0	0
T23	0	14	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_chn1_filter_ctl_1_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2304	0	0
T14	123230	27	0	0
T15	0	41	0	0
T16	0	16	0	0
T17	0	46	0	0
T18	0	15	0	0
T19	0	34	0	0
T20	0	41	0	0
T21	0	45	0	0
T22	0	31	0	0
T23	0	11	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_chn1_filter_ctl_2_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2263	0	0
T14	123230	31	0	0
T15	0	36	0	0
T16	0	18	0	0
T17	0	42	0	0
T18	0	22	0	0
T19	0	30	0	0
T20	0	23	0	0
T21	0	32	0	0
T22	0	27	0	0
T23	0	17	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_chn1_filter_ctl_3_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2275	0	0
T14	123230	38	0	0
T15	0	35	0	0
T16	0	13	0	0
T17	0	40	0	0
T18	0	5	0	0
T19	0	29	0	0
T20	0	40	0	0
T21	0	42	0	0
T22	0	46	0	0
T23	0	11	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_chn1_filter_ctl_4_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2035	0	0
T14	123230	41	0	0
T15	0	35	0	0
T16	0	10	0	0
T17	0	36	0	0
T18	0	14	0	0
T19	0	25	0	0
T20	0	38	0	0
T21	0	56	0	0
T22	0	39	0	0
T23	0	4	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_chn1_filter_ctl_5_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2077	0	0
T14	123230	34	0	0
T15	0	28	0	0
T16	0	14	0	0
T17	0	46	0	0
T18	0	2	0	0
T19	0	24	0	0
T20	0	21	0	0
T21	0	36	0	0
T22	0	43	0	0
T23	0	14	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_chn1_filter_ctl_6_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2375	0	0
T14	123230	36	0	0
T15	0	32	0	0
T16	0	30	0	0
T17	0	34	0	0
T18	0	17	0	0
T19	0	25	0	0
T20	0	37	0	0
T21	0	38	0	0
T22	0	16	0	0
T23	0	20	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_chn1_filter_ctl_7_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2103	0	0
T14	123230	20	0	0
T15	0	37	0	0
T16	0	16	0	0
T17	0	27	0	0
T18	0	5	0	0
T19	0	42	0	0
T20	0	49	0	0
T21	0	46	0	0
T22	0	30	0	0
T23	0	19	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_en_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1954	0	0
T14	123230	37	0	0
T15	0	33	0	0
T16	0	26	0	0
T17	0	44	0	0
T18	0	22	0	0
T19	0	20	0	0
T20	0	29	0	0
T21	0	33	0	0
T22	0	34	0	0
T23	0	7	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_fsm_rst_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1813	0	0
T14	123230	36	0	0
T15	0	48	0	0
T16	0	25	0	0
T17	0	45	0	0
T18	0	21	0	0
T19	0	34	0	0
T20	0	28	0	0
T21	0	25	0	0
T22	0	27	0	0
T23	0	5	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_intr_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2254	0	0
T14	123230	35	0	0
T15	0	23	0	0
T16	0	12	0	0
T17	0	27	0	0
T18	0	5	0	0
T19	0	32	0	0
T20	0	30	0	0
T21	0	24	0	0
T22	0	27	0	0
T23	0	21	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_lp_sample_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1851	0	0
T14	123230	18	0	0
T15	0	23	0	0
T16	0	20	0	0
T17	0	47	0	0
T18	0	8	0	0
T19	0	35	0	0
T20	0	35	0	0
T21	0	52	0	0
T22	0	44	0	0
T23	0	4	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_pd_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2152	0	0
T14	123230	15	0	0
T15	0	47	0	0
T16	0	25	0	0
T17	0	24	0	0
T18	0	12	0	0
T19	0	39	0	0
T20	0	57	0	0
T21	0	46	0	0
T22	0	45	0	0
T23	0	15	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_sample_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1817	0	0
T14	123230	30	0	0
T15	0	35	0	0
T16	0	20	0	0
T17	0	28	0	0
T18	0	5	0	0
T19	0	37	0	0
T20	0	49	0	0
T21	0	37	0	0
T22	0	38	0	0
T23	0	9	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

adc_wakeup_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2084	0	0
T14	123230	23	0	0
T15	0	17	0	0
T16	0	15	0	0
T17	0	27	0	0
T18	0	12	0	0
T19	0	25	0	0
T20	0	33	0	0
T21	0	22	0	0
T22	0	34	0	0
T23	0	16	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0

intr_enable_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2363	0	0
T14	123230	83	0	0
T15	0	34	0	0
T16	0	39	0	0
T17	0	53	0	0
T18	0	14	0	0
T19	0	31	0	0
T20	0	53	0	0
T21	0	40	0	0
T22	0	60	0	0
T24	118733	0	0	0
T25	654271	0	0	0
T26	46236	0	0	0
T27	742162	0	0	0
T28	810586	0	0	0
T29	159394	0	0	0
T30	414955	0	0	0
T31	488889	0	0	0
T32	105787	0	0	0
T33	0	21	0	0