Unified Coverage Report :: Module :: adc_ctrl_csr_assert_fpv

Module : adc_ctrl_csr_assert_fpv

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.00						96.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_fpv_adc_ctrl_csr_assert_0/adc_ctrl_csr_assert_fpv.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.adc_ctrl_csr_assert	96.00						96.00

---

Module Instance : tb.dut.adc_ctrl_csr_assert

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.00						96.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.00						96.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00	100.00			100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Since this is the module's only instance, the coverage report is the same as for the module.

Assert Coverage for Module : adc_ctrl_csr_assert_fpv

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	25	25	100.00	24	96.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	25	25	100.00	24	96.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
TlulOOBAddrErr_A	2147483647	0	0	0
adc_chn0_filter_ctl_0_rd_A	2147483647	2323	0	0
adc_chn0_filter_ctl_1_rd_A	2147483647	2250	0	0
adc_chn0_filter_ctl_2_rd_A	2147483647	2451	0	0
adc_chn0_filter_ctl_3_rd_A	2147483647	2544	0	0
adc_chn0_filter_ctl_4_rd_A	2147483647	2468	0	0
adc_chn0_filter_ctl_5_rd_A	2147483647	2301	0	0
adc_chn0_filter_ctl_6_rd_A	2147483647	2375	0	0
adc_chn0_filter_ctl_7_rd_A	2147483647	2155	0	0
adc_chn1_filter_ctl_0_rd_A	2147483647	2355	0	0
adc_chn1_filter_ctl_1_rd_A	2147483647	2024	0	0
adc_chn1_filter_ctl_2_rd_A	2147483647	2324	0	0
adc_chn1_filter_ctl_3_rd_A	2147483647	2293	0	0
adc_chn1_filter_ctl_4_rd_A	2147483647	2370	0	0
adc_chn1_filter_ctl_5_rd_A	2147483647	2426	0	0
adc_chn1_filter_ctl_6_rd_A	2147483647	2326	0	0
adc_chn1_filter_ctl_7_rd_A	2147483647	2222	0	0
adc_en_ctl_rd_A	2147483647	1812	0	0
adc_fsm_rst_rd_A	2147483647	1503	0	0
adc_intr_ctl_rd_A	2147483647	2354	0	0
adc_lp_sample_ctl_rd_A	2147483647	1501	0	0
adc_pd_ctl_rd_A	2147483647	2018	0	0
adc_sample_ctl_rd_A	2147483647	1323	0	0
adc_wakeup_ctl_rd_A	2147483647	1747	0	0
intr_enable_rd_A	2147483647	2281	0	0

TlulOOBAddrErr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	0	0	0

adc_chn0_filter_ctl_0_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2323	0	0
T16	172871	20	0	0
T17	0	29	0	0
T18	0	23	0	0
T19	0	12	0	0
T20	0	33	0	0
T21	0	38	0	0
T22	0	49	0	0
T23	0	12	0	0
T24	0	20	0	0
T25	0	17	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_chn0_filter_ctl_1_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2250	0	0
T16	172871	12	0	0
T17	0	33	0	0
T18	0	15	0	0
T19	0	15	0	0
T20	0	22	0	0
T21	0	44	0	0
T22	0	21	0	0
T23	0	16	0	0
T24	0	27	0	0
T25	0	19	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_chn0_filter_ctl_2_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2451	0	0
T16	172871	23	0	0
T17	0	34	0	0
T18	0	36	0	0
T19	0	13	0	0
T20	0	32	0	0
T21	0	27	0	0
T22	0	35	0	0
T23	0	14	0	0
T24	0	20	0	0
T25	0	11	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_chn0_filter_ctl_3_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2544	0	0
T16	172871	15	0	0
T17	0	31	0	0
T18	0	39	0	0
T19	0	10	0	0
T20	0	22	0	0
T21	0	36	0	0
T22	0	45	0	0
T23	0	18	0	0
T24	0	29	0	0
T25	0	9	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_chn0_filter_ctl_4_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2468	0	0
T16	172871	22	0	0
T17	0	32	0	0
T18	0	23	0	0
T19	0	9	0	0
T20	0	52	0	0
T21	0	31	0	0
T22	0	49	0	0
T23	0	15	0	0
T24	0	20	0	0
T25	0	31	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_chn0_filter_ctl_5_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2301	0	0
T16	172871	14	0	0
T17	0	51	0	0
T18	0	27	0	0
T19	0	4	0	0
T20	0	28	0	0
T21	0	25	0	0
T22	0	47	0	0
T23	0	26	0	0
T24	0	19	0	0
T25	0	20	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_chn0_filter_ctl_6_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2375	0	0
T16	172871	14	0	0
T17	0	20	0	0
T18	0	12	0	0
T19	0	8	0	0
T20	0	42	0	0
T21	0	49	0	0
T22	0	52	0	0
T23	0	22	0	0
T24	0	28	0	0
T25	0	16	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_chn0_filter_ctl_7_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2155	0	0
T16	172871	20	0	0
T17	0	17	0	0
T18	0	24	0	0
T19	0	2	0	0
T20	0	46	0	0
T21	0	33	0	0
T22	0	38	0	0
T23	0	10	0	0
T24	0	9	0	0
T25	0	13	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_chn1_filter_ctl_0_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2355	0	0
T16	172871	11	0	0
T17	0	25	0	0
T18	0	21	0	0
T19	0	8	0	0
T20	0	17	0	0
T21	0	23	0	0
T22	0	35	0	0
T23	0	20	0	0
T24	0	21	0	0
T25	0	13	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_chn1_filter_ctl_1_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2024	0	0
T16	172871	21	0	0
T17	0	38	0	0
T18	0	23	0	0
T19	0	7	0	0
T20	0	26	0	0
T21	0	28	0	0
T22	0	37	0	0
T23	0	25	0	0
T24	0	16	0	0
T25	0	14	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_chn1_filter_ctl_2_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2324	0	0
T16	172871	17	0	0
T17	0	35	0	0
T18	0	19	0	0
T20	0	51	0	0
T21	0	29	0	0
T22	0	41	0	0
T23	0	14	0	0
T24	0	13	0	0
T25	0	17	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0
T35	0	26	0	0

adc_chn1_filter_ctl_3_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2293	0	0
T16	172871	14	0	0
T17	0	11	0	0
T18	0	18	0	0
T19	0	10	0	0
T20	0	34	0	0
T21	0	28	0	0
T22	0	62	0	0
T23	0	17	0	0
T24	0	22	0	0
T25	0	18	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_chn1_filter_ctl_4_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2370	0	0
T16	172871	14	0	0
T17	0	25	0	0
T18	0	31	0	0
T19	0	6	0	0
T20	0	36	0	0
T21	0	36	0	0
T22	0	45	0	0
T23	0	11	0	0
T24	0	22	0	0
T25	0	22	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_chn1_filter_ctl_5_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2426	0	0
T16	172871	14	0	0
T17	0	39	0	0
T18	0	12	0	0
T20	0	28	0	0
T21	0	35	0	0
T22	0	33	0	0
T23	0	23	0	0
T24	0	23	0	0
T25	0	9	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0
T35	0	24	0	0

adc_chn1_filter_ctl_6_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2326	0	0
T16	172871	14	0	0
T17	0	32	0	0
T18	0	11	0	0
T19	0	6	0	0
T20	0	32	0	0
T21	0	40	0	0
T22	0	45	0	0
T23	0	15	0	0
T24	0	17	0	0
T25	0	16	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_chn1_filter_ctl_7_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2222	0	0
T16	172871	15	0	0
T17	0	18	0	0
T18	0	18	0	0
T19	0	14	0	0
T20	0	30	0	0
T21	0	41	0	0
T22	0	35	0	0
T23	0	23	0	0
T24	0	15	0	0
T25	0	9	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_en_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1812	0	0
T16	172871	24	0	0
T17	0	27	0	0
T18	0	17	0	0
T19	0	6	0	0
T20	0	28	0	0
T21	0	36	0	0
T22	0	47	0	0
T23	0	16	0	0
T24	0	28	0	0
T25	0	13	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_fsm_rst_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1503	0	0
T16	172871	18	0	0
T17	0	36	0	0
T18	0	19	0	0
T19	0	10	0	0
T20	0	32	0	0
T21	0	31	0	0
T22	0	28	0	0
T23	0	15	0	0
T24	0	12	0	0
T25	0	14	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_intr_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2354	0	0
T16	172871	17	0	0
T17	0	39	0	0
T18	0	19	0	0
T19	0	8	0	0
T20	0	32	0	0
T21	0	45	0	0
T22	0	50	0	0
T23	0	28	0	0
T24	0	4	0	0
T25	0	15	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_lp_sample_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1501	0	0
T16	172871	10	0	0
T17	0	33	0	0
T18	0	26	0	0
T19	0	18	0	0
T20	0	39	0	0
T21	0	34	0	0
T22	0	63	0	0
T23	0	22	0	0
T24	0	29	0	0
T25	0	10	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_pd_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2018	0	0
T16	172871	17	0	0
T17	0	35	0	0
T18	0	16	0	0
T19	0	10	0	0
T20	0	33	0	0
T21	0	42	0	0
T22	0	37	0	0
T23	0	13	0	0
T24	0	14	0	0
T25	0	29	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_sample_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1323	0	0
T16	172871	21	0	0
T17	0	34	0	0
T18	0	33	0	0
T19	0	3	0	0
T20	0	30	0	0
T21	0	40	0	0
T22	0	32	0	0
T23	0	13	0	0
T24	0	19	0	0
T25	0	8	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

adc_wakeup_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1747	0	0
T16	172871	21	0	0
T17	0	27	0	0
T18	0	21	0	0
T19	0	8	0	0
T20	0	45	0	0
T21	0	22	0	0
T22	0	54	0	0
T23	0	21	0	0
T24	0	17	0	0
T25	0	9	0	0
T26	187431	0	0	0
T27	326860	0	0	0
T28	286626	0	0	0
T29	96814	0	0	0
T30	467932	0	0	0
T31	569559	0	0	0
T32	849585	0	0	0
T33	561541	0	0	0
T34	123506	0	0	0

intr_enable_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2281	0	0
T16	0	16	0	0
T17	0	33	0	0
T18	0	22	0	0
T31	0	12	0	0
T36	356507	8	0	0
T37	0	27	0	0
T38	0	11	0	0
T39	0	7	0	0
T40	0	10	0	0
T41	0	13	0	0
T42	476964	0	0	0
T43	420021	0	0	0
T44	115804	0	0	0
T45	276776	0	0	0
T46	981867	0	0	0
T47	521931	0	0	0
T48	93338	0	0	0
T49	230004	0	0	0
T50	3033	0	0	0