Unified Coverage Report :: Module :: adc_ctrl_csr_assert_fpv

Module : adc_ctrl_csr_assert_fpv

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.00						96.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_fpv_adc_ctrl_csr_assert_0/adc_ctrl_csr_assert_fpv.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.adc_ctrl_csr_assert	96.00						96.00

---

Module Instance : tb.dut.adc_ctrl_csr_assert

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.00						96.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.00						96.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00	100.00			100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Since this is the module's only instance, the coverage report is the same as for the module.

Assert Coverage for Module : adc_ctrl_csr_assert_fpv

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	25	25	100.00	24	96.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	25	25	100.00	24	96.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
TlulOOBAddrErr_A	2147483647	0	0	0
adc_chn0_filter_ctl_0_rd_A	2147483647	1494	0	0
adc_chn0_filter_ctl_1_rd_A	2147483647	1668	0	0
adc_chn0_filter_ctl_2_rd_A	2147483647	1682	0	0
adc_chn0_filter_ctl_3_rd_A	2147483647	1618	0	0
adc_chn0_filter_ctl_4_rd_A	2147483647	1551	0	0
adc_chn0_filter_ctl_5_rd_A	2147483647	1594	0	0
adc_chn0_filter_ctl_6_rd_A	2147483647	1576	0	0
adc_chn0_filter_ctl_7_rd_A	2147483647	1478	0	0
adc_chn1_filter_ctl_0_rd_A	2147483647	1634	0	0
adc_chn1_filter_ctl_1_rd_A	2147483647	1691	0	0
adc_chn1_filter_ctl_2_rd_A	2147483647	1469	0	0
adc_chn1_filter_ctl_3_rd_A	2147483647	1695	0	0
adc_chn1_filter_ctl_4_rd_A	2147483647	1676	0	0
adc_chn1_filter_ctl_5_rd_A	2147483647	1530	0	0
adc_chn1_filter_ctl_6_rd_A	2147483647	1495	0	0
adc_chn1_filter_ctl_7_rd_A	2147483647	1724	0	0
adc_en_ctl_rd_A	2147483647	1111	0	0
adc_fsm_rst_rd_A	2147483647	1164	0	0
adc_intr_ctl_rd_A	2147483647	1379	0	0
adc_lp_sample_ctl_rd_A	2147483647	1252	0	0
adc_pd_ctl_rd_A	2147483647	1413	0	0
adc_sample_ctl_rd_A	2147483647	1103	0	0
adc_wakeup_ctl_rd_A	2147483647	1262	0	0
intr_enable_rd_A	2147483647	1794	0	0

TlulOOBAddrErr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	0	0	0

adc_chn0_filter_ctl_0_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1494	0	0
T16	582335	25	0	0
T17	0	16	0	0
T18	0	20	0	0
T19	0	8	0	0
T20	0	32	0	0
T21	0	30	0	0
T22	0	36	0	0
T23	0	11	0	0
T24	0	17	0	0
T25	0	41	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_chn0_filter_ctl_1_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1668	0	0
T16	582335	27	0	0
T17	0	16	0	0
T18	0	19	0	0
T19	0	14	0	0
T20	0	49	0	0
T21	0	39	0	0
T22	0	26	0	0
T23	0	30	0	0
T24	0	30	0	0
T25	0	46	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_chn0_filter_ctl_2_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1682	0	0
T16	582335	20	0	0
T17	0	9	0	0
T18	0	13	0	0
T19	0	10	0	0
T20	0	42	0	0
T21	0	30	0	0
T22	0	30	0	0
T23	0	15	0	0
T24	0	14	0	0
T25	0	44	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_chn0_filter_ctl_3_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1618	0	0
T16	582335	30	0	0
T17	0	23	0	0
T18	0	20	0	0
T19	0	19	0	0
T20	0	44	0	0
T21	0	27	0	0
T22	0	36	0	0
T23	0	22	0	0
T24	0	25	0	0
T25	0	43	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_chn0_filter_ctl_4_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1551	0	0
T16	582335	39	0	0
T17	0	12	0	0
T18	0	29	0	0
T19	0	26	0	0
T20	0	55	0	0
T21	0	35	0	0
T22	0	31	0	0
T23	0	18	0	0
T24	0	12	0	0
T25	0	27	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_chn0_filter_ctl_5_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1594	0	0
T16	582335	76	0	0
T17	0	16	0	0
T18	0	15	0	0
T19	0	22	0	0
T20	0	31	0	0
T21	0	47	0	0
T22	0	43	0	0
T23	0	14	0	0
T24	0	27	0	0
T25	0	28	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_chn0_filter_ctl_6_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1576	0	0
T16	582335	21	0	0
T17	0	22	0	0
T18	0	14	0	0
T19	0	20	0	0
T20	0	40	0	0
T21	0	33	0	0
T22	0	38	0	0
T23	0	22	0	0
T24	0	20	0	0
T25	0	26	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_chn0_filter_ctl_7_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1478	0	0
T16	582335	33	0	0
T17	0	11	0	0
T18	0	16	0	0
T19	0	27	0	0
T20	0	51	0	0
T21	0	20	0	0
T22	0	41	0	0
T23	0	16	0	0
T24	0	25	0	0
T25	0	52	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_chn1_filter_ctl_0_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1634	0	0
T16	582335	33	0	0
T17	0	6	0	0
T18	0	21	0	0
T19	0	22	0	0
T20	0	44	0	0
T21	0	34	0	0
T22	0	24	0	0
T23	0	24	0	0
T24	0	39	0	0
T25	0	37	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_chn1_filter_ctl_1_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1691	0	0
T16	582335	26	0	0
T17	0	15	0	0
T18	0	7	0	0
T19	0	14	0	0
T20	0	32	0	0
T21	0	35	0	0
T22	0	22	0	0
T23	0	30	0	0
T24	0	31	0	0
T25	0	48	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_chn1_filter_ctl_2_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1469	0	0
T16	582335	17	0	0
T17	0	5	0	0
T18	0	16	0	0
T19	0	27	0	0
T20	0	26	0	0
T21	0	23	0	0
T22	0	24	0	0
T23	0	17	0	0
T24	0	11	0	0
T25	0	29	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_chn1_filter_ctl_3_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1695	0	0
T16	582335	34	0	0
T17	0	14	0	0
T18	0	25	0	0
T19	0	21	0	0
T20	0	28	0	0
T21	0	40	0	0
T22	0	36	0	0
T23	0	23	0	0
T24	0	27	0	0
T25	0	49	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_chn1_filter_ctl_4_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1676	0	0
T16	582335	42	0	0
T17	0	14	0	0
T18	0	24	0	0
T19	0	10	0	0
T20	0	23	0	0
T21	0	14	0	0
T22	0	30	0	0
T23	0	14	0	0
T24	0	21	0	0
T25	0	52	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_chn1_filter_ctl_5_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1530	0	0
T16	582335	28	0	0
T17	0	19	0	0
T18	0	5	0	0
T19	0	16	0	0
T20	0	32	0	0
T21	0	35	0	0
T22	0	34	0	0
T23	0	13	0	0
T24	0	13	0	0
T25	0	32	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_chn1_filter_ctl_6_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1495	0	0
T16	582335	30	0	0
T17	0	12	0	0
T18	0	20	0	0
T19	0	22	0	0
T20	0	45	0	0
T21	0	17	0	0
T22	0	32	0	0
T23	0	10	0	0
T24	0	27	0	0
T25	0	36	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_chn1_filter_ctl_7_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1724	0	0
T16	582335	37	0	0
T17	0	25	0	0
T18	0	7	0	0
T19	0	19	0	0
T20	0	51	0	0
T21	0	11	0	0
T22	0	50	0	0
T23	0	12	0	0
T24	0	28	0	0
T25	0	33	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_en_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1111	0	0
T16	582335	25	0	0
T17	0	9	0	0
T18	0	14	0	0
T19	0	7	0	0
T20	0	31	0	0
T21	0	28	0	0
T22	0	21	0	0
T23	0	6	0	0
T24	0	22	0	0
T25	0	28	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_fsm_rst_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1164	0	0
T16	582335	40	0	0
T17	0	12	0	0
T18	0	18	0	0
T19	0	17	0	0
T20	0	30	0	0
T21	0	46	0	0
T22	0	35	0	0
T23	0	21	0	0
T24	0	29	0	0
T25	0	35	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_intr_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1379	0	0
T16	582335	28	0	0
T17	0	16	0	0
T18	0	26	0	0
T19	0	8	0	0
T20	0	42	0	0
T21	0	23	0	0
T22	0	21	0	0
T23	0	19	0	0
T24	0	8	0	0
T25	0	30	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_lp_sample_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1252	0	0
T16	582335	26	0	0
T17	0	23	0	0
T18	0	29	0	0
T19	0	18	0	0
T20	0	48	0	0
T21	0	28	0	0
T22	0	32	0	0
T23	0	6	0	0
T24	0	8	0	0
T25	0	35	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_pd_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1413	0	0
T16	582335	27	0	0
T17	0	15	0	0
T18	0	13	0	0
T19	0	10	0	0
T20	0	34	0	0
T21	0	25	0	0
T22	0	22	0	0
T23	0	29	0	0
T24	0	15	0	0
T25	0	42	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_sample_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1103	0	0
T16	582335	18	0	0
T17	0	21	0	0
T18	0	17	0	0
T19	0	10	0	0
T20	0	14	0	0
T21	0	47	0	0
T22	0	24	0	0
T23	0	21	0	0
T24	0	20	0	0
T25	0	24	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

adc_wakeup_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1262	0	0
T16	582335	37	0	0
T17	0	4	0	0
T18	0	23	0	0
T19	0	5	0	0
T20	0	37	0	0
T21	0	15	0	0
T22	0	27	0	0
T23	0	4	0	0
T24	0	13	0	0
T25	0	40	0	0
T26	155162	0	0	0
T27	156785	0	0	0
T28	580356	0	0	0
T29	979905	0	0	0
T30	394105	0	0	0
T31	322629	0	0	0
T32	317776	0	0	0
T33	260494	0	0	0
T34	377268	0	0	0

intr_enable_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1794	0	0
T16	0	26	0	0
T17	0	31	0	0
T18	0	21	0	0
T19	0	27	0	0
T20	0	27	0	0
T21	0	53	0	0
T22	0	67	0	0
T35	368258	16	0	0
T36	0	20	0	0
T37	0	5	0	0
T38	991924	0	0	0
T39	363126	0	0	0
T40	313344	0	0	0
T41	196418	0	0	0
T42	190070	0	0	0
T43	403493	0	0	0
T44	256904	0	0	0
T45	438983	0	0	0
T46	215235	0	0	0