Unified Coverage Report :: Module :: adc_ctrl_csr_assert_fpv

Module : adc_ctrl_csr_assert_fpv

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.00						96.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_fpv_adc_ctrl_csr_assert_0/adc_ctrl_csr_assert_fpv.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.adc_ctrl_csr_assert	96.00						96.00

---

Module Instance : tb.dut.adc_ctrl_csr_assert

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.00						96.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.00						96.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00	100.00			100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Since this is the module's only instance, the coverage report is the same as for the module.

Assert Coverage for Module : adc_ctrl_csr_assert_fpv

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	25	25	100.00	24	96.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	25	25	100.00	24	96.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
TlulOOBAddrErr_A	2147483647	0	0	0
adc_chn0_filter_ctl_0_rd_A	2147483647	1661	0	0
adc_chn0_filter_ctl_1_rd_A	2147483647	1738	0	0
adc_chn0_filter_ctl_2_rd_A	2147483647	1599	0	0
adc_chn0_filter_ctl_3_rd_A	2147483647	1760	0	0
adc_chn0_filter_ctl_4_rd_A	2147483647	1556	0	0
adc_chn0_filter_ctl_5_rd_A	2147483647	1516	0	0
adc_chn0_filter_ctl_6_rd_A	2147483647	1802	0	0
adc_chn0_filter_ctl_7_rd_A	2147483647	1493	0	0
adc_chn1_filter_ctl_0_rd_A	2147483647	1677	0	0
adc_chn1_filter_ctl_1_rd_A	2147483647	1604	0	0
adc_chn1_filter_ctl_2_rd_A	2147483647	1629	0	0
adc_chn1_filter_ctl_3_rd_A	2147483647	1651	0	0
adc_chn1_filter_ctl_4_rd_A	2147483647	1652	0	0
adc_chn1_filter_ctl_5_rd_A	2147483647	1674	0	0
adc_chn1_filter_ctl_6_rd_A	2147483647	1601	0	0
adc_chn1_filter_ctl_7_rd_A	2147483647	1685	0	0
adc_en_ctl_rd_A	2147483647	1351	0	0
adc_fsm_rst_rd_A	2147483647	1217	0	0
adc_intr_ctl_rd_A	2147483647	1591	0	0
adc_lp_sample_ctl_rd_A	2147483647	1214	0	0
adc_pd_ctl_rd_A	2147483647	1363	0	0
adc_sample_ctl_rd_A	2147483647	1115	0	0
adc_wakeup_ctl_rd_A	2147483647	1430	0	0
intr_enable_rd_A	2147483647	1690	0	0

TlulOOBAddrErr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	0	0	0

adc_chn0_filter_ctl_0_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1661	0	0
T13	135606	25	0	0
T14	0	10	0	0
T15	0	14	0	0
T16	0	28	0	0
T17	0	6	0	0
T18	0	38	0	0
T19	0	38	0	0
T20	0	10	0	0
T21	0	25	0	0
T22	0	36	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_chn0_filter_ctl_1_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1738	0	0
T13	135606	20	0	0
T14	0	32	0	0
T15	0	15	0	0
T16	0	36	0	0
T17	0	10	0	0
T18	0	25	0	0
T19	0	27	0	0
T20	0	24	0	0
T21	0	13	0	0
T22	0	47	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_chn0_filter_ctl_2_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1599	0	0
T13	135606	14	0	0
T14	0	21	0	0
T15	0	17	0	0
T16	0	24	0	0
T17	0	3	0	0
T18	0	32	0	0
T19	0	31	0	0
T20	0	12	0	0
T21	0	15	0	0
T22	0	41	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_chn0_filter_ctl_3_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1760	0	0
T13	135606	23	0	0
T14	0	19	0	0
T15	0	19	0	0
T16	0	25	0	0
T17	0	7	0	0
T18	0	13	0	0
T19	0	51	0	0
T20	0	21	0	0
T21	0	24	0	0
T22	0	33	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_chn0_filter_ctl_4_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1556	0	0
T13	135606	19	0	0
T14	0	20	0	0
T15	0	21	0	0
T16	0	17	0	0
T17	0	6	0	0
T18	0	30	0	0
T19	0	34	0	0
T20	0	7	0	0
T21	0	14	0	0
T22	0	40	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_chn0_filter_ctl_5_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1516	0	0
T13	135606	27	0	0
T14	0	28	0	0
T15	0	12	0	0
T16	0	32	0	0
T17	0	21	0	0
T18	0	21	0	0
T19	0	42	0	0
T20	0	24	0	0
T21	0	8	0	0
T22	0	46	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_chn0_filter_ctl_6_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1802	0	0
T13	135606	12	0	0
T14	0	20	0	0
T15	0	18	0	0
T16	0	20	0	0
T17	0	18	0	0
T18	0	39	0	0
T19	0	37	0	0
T20	0	18	0	0
T21	0	26	0	0
T22	0	48	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_chn0_filter_ctl_7_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1493	0	0
T13	135606	16	0	0
T14	0	25	0	0
T15	0	19	0	0
T16	0	6	0	0
T17	0	8	0	0
T18	0	30	0	0
T19	0	34	0	0
T20	0	5	0	0
T21	0	9	0	0
T22	0	34	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_chn1_filter_ctl_0_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1677	0	0
T13	135606	36	0	0
T14	0	28	0	0
T15	0	21	0	0
T16	0	17	0	0
T17	0	6	0	0
T18	0	35	0	0
T19	0	41	0	0
T20	0	23	0	0
T21	0	14	0	0
T22	0	35	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_chn1_filter_ctl_1_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1604	0	0
T13	135606	21	0	0
T14	0	37	0	0
T15	0	9	0	0
T16	0	17	0	0
T17	0	19	0	0
T18	0	27	0	0
T19	0	32	0	0
T20	0	27	0	0
T21	0	17	0	0
T22	0	39	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_chn1_filter_ctl_2_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1629	0	0
T13	135606	22	0	0
T14	0	31	0	0
T15	0	18	0	0
T16	0	22	0	0
T17	0	13	0	0
T18	0	27	0	0
T19	0	37	0	0
T20	0	12	0	0
T21	0	8	0	0
T22	0	49	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_chn1_filter_ctl_3_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1651	0	0
T13	135606	19	0	0
T14	0	21	0	0
T15	0	10	0	0
T16	0	18	0	0
T17	0	7	0	0
T18	0	37	0	0
T19	0	36	0	0
T20	0	16	0	0
T21	0	13	0	0
T22	0	36	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_chn1_filter_ctl_4_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1652	0	0
T13	135606	30	0	0
T14	0	24	0	0
T15	0	13	0	0
T16	0	13	0	0
T17	0	12	0	0
T18	0	30	0	0
T19	0	54	0	0
T20	0	33	0	0
T21	0	10	0	0
T22	0	25	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_chn1_filter_ctl_5_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1674	0	0
T13	135606	18	0	0
T14	0	20	0	0
T15	0	31	0	0
T16	0	15	0	0
T17	0	17	0	0
T18	0	43	0	0
T19	0	34	0	0
T20	0	27	0	0
T21	0	12	0	0
T22	0	33	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_chn1_filter_ctl_6_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1601	0	0
T13	135606	20	0	0
T14	0	11	0	0
T15	0	24	0	0
T16	0	24	0	0
T17	0	13	0	0
T18	0	32	0	0
T19	0	38	0	0
T20	0	12	0	0
T21	0	15	0	0
T22	0	38	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_chn1_filter_ctl_7_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1685	0	0
T13	135606	11	0	0
T14	0	36	0	0
T15	0	20	0	0
T16	0	42	0	0
T17	0	11	0	0
T18	0	26	0	0
T19	0	42	0	0
T20	0	18	0	0
T21	0	12	0	0
T22	0	35	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_en_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1351	0	0
T13	135606	21	0	0
T14	0	16	0	0
T15	0	9	0	0
T16	0	23	0	0
T17	0	5	0	0
T18	0	39	0	0
T19	0	47	0	0
T20	0	16	0	0
T21	0	10	0	0
T22	0	44	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_fsm_rst_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1217	0	0
T13	135606	29	0	0
T14	0	2	0	0
T15	0	20	0	0
T16	0	36	0	0
T17	0	8	0	0
T18	0	32	0	0
T19	0	39	0	0
T20	0	13	0	0
T21	0	11	0	0
T22	0	35	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_intr_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1591	0	0
T13	135606	26	0	0
T14	0	18	0	0
T15	0	18	0	0
T16	0	35	0	0
T17	0	16	0	0
T18	0	28	0	0
T19	0	49	0	0
T20	0	28	0	0
T21	0	22	0	0
T22	0	44	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_lp_sample_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1214	0	0
T13	135606	23	0	0
T14	0	7	0	0
T15	0	18	0	0
T16	0	37	0	0
T17	0	15	0	0
T18	0	36	0	0
T19	0	35	0	0
T20	0	15	0	0
T21	0	16	0	0
T22	0	64	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_pd_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1363	0	0
T13	135606	12	0	0
T14	0	15	0	0
T15	0	18	0	0
T16	0	24	0	0
T17	0	13	0	0
T18	0	28	0	0
T19	0	32	0	0
T20	0	10	0	0
T21	0	11	0	0
T22	0	24	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_sample_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1115	0	0
T13	135606	14	0	0
T14	0	7	0	0
T15	0	25	0	0
T16	0	10	0	0
T17	0	11	0	0
T18	0	33	0	0
T19	0	52	0	0
T20	0	22	0	0
T21	0	8	0	0
T22	0	29	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

adc_wakeup_ctl_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1430	0	0
T13	135606	20	0	0
T14	0	41	0	0
T15	0	27	0	0
T16	0	22	0	0
T17	0	13	0	0
T18	0	18	0	0
T19	0	56	0	0
T20	0	11	0	0
T21	0	10	0	0
T22	0	47	0	0
T23	129875	0	0	0
T24	182416	0	0	0
T25	568433	0	0	0
T26	173820	0	0	0
T27	308713	0	0	0
T28	219312	0	0	0
T29	4891	0	0	0
T30	138471	0	0	0
T31	994542	0	0	0

intr_enable_rd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1690	0	0
T13	0	29	0	0
T14	0	30	0	0
T15	0	31	0	0
T16	0	45	0	0
T17	0	21	0	0
T18	0	40	0	0
T19	0	69	0	0
T32	412851	28	0	0
T33	0	14	0	0
T34	0	10	0	0
T35	572170	0	0	0
T36	162134	0	0	0
T37	8591	0	0	0
T38	774230	0	0	0
T39	606331	0	0	0
T40	355678	0	0	0
T41	519331	0	0	0
T42	4194	0	0	0
T43	159702	0	0	0