Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : adc_ctrl_fsm_sva
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_adc_ctrl_sva_0.1/adc_ctrl_fsm_sva.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_adc_ctrl_core.u_adc_ctrl_fsm.u_adc_ctrl_fsm_sva 100.00 100.00



Module Instance : tb.dut.u_adc_ctrl_core.u_adc_ctrl_fsm.u_adc_ctrl_fsm_sva

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
99.75 100.00 100.00 100.00 98.73 100.00 u_adc_ctrl_fsm


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Since this is the module's only instance, the coverage report is the same as for the module.
Assert Coverage for Module : adc_ctrl_fsm_sva
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 11 11 100.00 11 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 11 11 100.00 11 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
FsmDebugOut_A 32073507 31991637 0 0
FsmStateHwReset_A 1158 1158 0 0
FsmStateSwReset_A 32073507 6557 0 0
LpSampleCntHwReset_A 1158 1158 0 0
LpSampleCntSwReset_A 32073507 6557 0 0
NpSampleCntHwReset_A 1158 1158 0 0
NpSampleCntSwReset_A 32073507 6557 0 0
PwrupTimerCntHwReset_A 1158 1158 0 0
PwrupTimerCntSwReset_A 32073507 6557 0 0
WakeupTimerCntHwReset_A 1158 1158 0 0
WakeupTimerCntSwReset_A 32073507 6557 0 0


FsmDebugOut_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 32073507 31991637 0 0
T1 1071 990 0 0
T2 101 1 0 0
T3 32920 32852 0 0
T4 73077 72984 0 0
T5 98862 98798 0 0
T6 631 580 0 0
T7 35189 34775 0 0
T8 97155 97100 0 0
T9 66420 66325 0 0
T14 80 1 0 0

FsmStateHwReset_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 1158 1158 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T7 5 5 0 0
T8 1 1 0 0
T9 1 1 0 0
T14 1 1 0 0

FsmStateSwReset_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 32073507 6557 0 0
T3 32920 10 0 0
T4 73077 16 0 0
T5 98862 22 0 0
T6 631 0 0 0
T7 35189 8 0 0
T8 97155 23 0 0
T9 66420 17 0 0
T10 970 0 0 0
T11 0 14 0 0
T12 0 16 0 0
T13 0 10 0 0
T14 80 0 0 0
T47 1118 0 0 0
T49 0 28 0 0

LpSampleCntHwReset_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 1158 1158 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T7 5 5 0 0
T8 1 1 0 0
T9 1 1 0 0
T14 1 1 0 0

LpSampleCntSwReset_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 32073507 6557 0 0
T3 32920 10 0 0
T4 73077 16 0 0
T5 98862 22 0 0
T6 631 0 0 0
T7 35189 8 0 0
T8 97155 23 0 0
T9 66420 17 0 0
T10 970 0 0 0
T11 0 14 0 0
T12 0 16 0 0
T13 0 10 0 0
T14 80 0 0 0
T47 1118 0 0 0
T49 0 28 0 0

NpSampleCntHwReset_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 1158 1158 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T7 5 5 0 0
T8 1 1 0 0
T9 1 1 0 0
T14 1 1 0 0

NpSampleCntSwReset_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 32073507 6557 0 0
T3 32920 10 0 0
T4 73077 16 0 0
T5 98862 22 0 0
T6 631 0 0 0
T7 35189 8 0 0
T8 97155 23 0 0
T9 66420 17 0 0
T10 970 0 0 0
T11 0 14 0 0
T12 0 16 0 0
T13 0 10 0 0
T14 80 0 0 0
T47 1118 0 0 0
T49 0 28 0 0

PwrupTimerCntHwReset_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 1158 1158 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T7 5 5 0 0
T8 1 1 0 0
T9 1 1 0 0
T14 1 1 0 0

PwrupTimerCntSwReset_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 32073507 6557 0 0
T3 32920 10 0 0
T4 73077 16 0 0
T5 98862 22 0 0
T6 631 0 0 0
T7 35189 8 0 0
T8 97155 23 0 0
T9 66420 17 0 0
T10 970 0 0 0
T11 0 14 0 0
T12 0 16 0 0
T13 0 10 0 0
T14 80 0 0 0
T47 1118 0 0 0
T49 0 28 0 0

WakeupTimerCntHwReset_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 1158 1158 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T7 5 5 0 0
T8 1 1 0 0
T9 1 1 0 0
T14 1 1 0 0

WakeupTimerCntSwReset_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 32073507 6557 0 0
T3 32920 10 0 0
T4 73077 16 0 0
T5 98862 22 0 0
T6 631 0 0 0
T7 35189 8 0 0
T8 97155 23 0 0
T9 66420 17 0 0
T10 970 0 0 0
T11 0 14 0 0
T12 0 16 0 0
T13 0 10 0 0
T14 80 0 0 0
T47 1118 0 0 0
T49 0 28 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%