Group : tb.dut.u_edn_cov_if::edn_cfg_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : tb.dut.u_edn_cov_if::edn_cfg_cg
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
96.97 96.97 1 100 1 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_edn_cov_0/edn_cov_if.sv

1 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
edn_cfg_cg 96.97 1 100 1 64 64




Group Instance : edn_cfg_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
96.97 1 100 1 64 64




Summary for Group Instance edn_cfg_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 12 0 12 100.00
Crosses 21 1 20 95.24


Variables for Group Instance edn_cfg_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_mode 3 0 3 100.00 100 1 1 0
cp_num_boot_reqs 2 0 2 100.00 100 1 1 0
cp_num_endpoints 7 0 7 100.00 100 1 1 8


Crosses for Group Instance edn_cfg_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_num_endpoints_mode 21 1 20 95.24 100 1 1 0


Summary for Variable cp_mode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for cp_mode

Excluded/Illegal bins
NAMECOUNTSTATUS
both 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
boot_req_mode 126 1 T19 1 T27 1 T75 1
auto_req_mode 147 1 T3 1 T8 1 T9 1
sw_mode 3113 1 T1 1 T2 17 T17 1



Summary for Variable cp_num_boot_reqs

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for cp_num_boot_reqs

Excluded/Illegal bins
NAMECOUNTSTATUS
zero 0 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
multiple 299 1 T1 1 T17 1 T19 1
single 100 1 T3 1 T18 1 T46 1



Summary for Variable cp_num_endpoints

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 7 0 7 100.00


Automatically Generated Bins for cp_num_endpoints

Excluded/Illegal bins
NAMECOUNTSTATUS
zero 0 Excluded
[auto[0]] 0 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[1] 1458 1 T1 1 T2 17 T17 1
auto[2] 106 1 T18 1 T93 20 T258 1
auto[3] 248 1 T5 63 T97 5 T30 1
auto[4] 179 1 T92 43 T259 1 T260 7
auto[5] 164 1 T31 1 T69 1 T261 1
auto[6] 56 1 T32 1 T262 1 T263 1
auto[7] 1175 1 T3 1 T25 1 T8 1



Summary for Cross cr_num_endpoints_mode

Samples crossed: cp_num_endpoints cp_mode
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 21 1 20 95.24 1


Automatically Generated Cross Bins for cr_num_endpoints_mode

Uncovered bins
cp_num_endpointscp_modeCOUNTAT LEASTNUMBERSTATUS
[auto[4]] [auto_req_mode] 0 1 1


Excluded/Illegal bins
cp_num_endpointscp_modeCOUNTSTATUS
[auto[0]] [boot_req_mode , auto_req_mode , sw_mode] -- Excluded (3 bins)


Covered bins
cp_num_endpointscp_modeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[1] boot_req_mode 78 1 T19 1 T27 1 T67 1
auto[1] auto_req_mode 99 1 T105 1 T100 1 T68 1
auto[1] sw_mode 1281 1 T1 1 T2 17 T17 1
auto[2] boot_req_mode 3 1 T258 1 T264 1 T265 1
auto[2] auto_req_mode 6 1 T266 1 T267 1 T268 1
auto[2] sw_mode 97 1 T18 1 T93 20 T269 4
auto[3] boot_req_mode 4 1 T30 1 T270 1 T271 1
auto[3] auto_req_mode 5 1 T272 1 T273 1 T274 1
auto[3] sw_mode 239 1 T5 63 T97 5 T275 11
auto[4] boot_req_mode 1 1 T276 1 - - - -
auto[4] sw_mode 178 1 T92 43 T259 1 T260 7
auto[5] boot_req_mode 4 1 T31 1 T69 1 T277 1
auto[5] auto_req_mode 1 1 T261 1 - - - -
auto[5] sw_mode 159 1 T278 30 T279 1 T280 61
auto[6] boot_req_mode 4 1 T263 1 T281 1 T282 1
auto[6] auto_req_mode 2 1 T283 1 T284 1 - -
auto[6] sw_mode 50 1 T32 1 T262 1 T285 1
auto[7] boot_req_mode 32 1 T75 1 T29 1 T35 1
auto[7] auto_req_mode 34 1 T3 1 T8 1 T9 1
auto[7] sw_mode 1109 1 T25 1 T26 1 T33 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%