Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : prim_arbiter_ppc
SCORELINECONDTOGGLEFSMBRANCHASSERT
95.16 95.00 92.31 100.00 93.33

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_edn_core.u_prim_arbiter_ppc_packer_arb 95.16 95.00 92.31 100.00 93.33



Module Instance : tb.dut.u_edn_core.u_prim_arbiter_ppc_packer_arb

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
95.16 95.00 92.31 100.00 93.33


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
95.16 95.00 92.31 100.00 93.33


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
95.13 100.00 85.39 100.00 u_edn_core


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : prim_arbiter_ppc
Line No.TotalCoveredPercent
TOTAL201995.00
CONT_ASSIGN5500
CONT_ASSIGN7511100.00
CONT_ASSIGN7611100.00
ALWAYS8233100.00
CONT_ASSIGN8911100.00
CONT_ASSIGN9011100.00
CONT_ASSIGN9211100.00
CONT_ASSIGN9411100.00
ALWAYS9666100.00
CONT_ASSIGN120100.00
ALWAYS12444100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
55 unreachable
75 1 1
76 1 1
82 1 1
83 1 1
84 1 1
89 1 1
90 1 1
92 1 1
94 1 1
96 1 1
97 1 1
98 1 1
100 1 1
101 1 1
103 1 1
MISSING_ELSE
120 0 1
124 1 1
125 1 1
126 1 1
127 1 1
MISSING_ELSE


Cond Coverage for Module : prim_arbiter_ppc
TotalCoveredPercent
Conditions131292.31
Logical131292.31
Non-Logical00
Event00

 LINE       76
 EXPRESSION (((|gen_normal_case.masked_req)) ? gen_normal_case.masked_req : req_i)
             ---------------1---------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T3,T29

 LINE       84
 EXPRESSION (gen_normal_case.ppc_out[(i - 1)] | gen_normal_case.arb_req[i])
             ----------------1---------------   -------------2------------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT2,T29,T23
10CoveredT1,T2,T3

 LINE       90
 EXPRESSION (ready_i ? gen_normal_case.winner : '0)
             ---1---
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       98
 EXPRESSION (valid_o && ready_i)
             ---1---    ---2---
-1--2-StatusTests
01CoveredT1,T2,T23
10CoveredT1,T3,T29
11CoveredT1,T2,T3

 LINE       101
 EXPRESSION (valid_o && ((!ready_i)))
             ---1---    ------2-----
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT1,T3,T29

Branch Coverage for Module : prim_arbiter_ppc
Line No.TotalCoveredPercent
Branches 10 10 100.00
TERNARY 76 2 2 100.00
TERNARY 90 2 2 100.00
IF 96 4 4 100.00
IF 126 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 76 ((|gen_normal_case.masked_req)) ?

Branches:
-1-StatusTests
1 Covered T1,T3,T29
0 Covered T1,T2,T3


LineNo. Expression -1-: 90 (ready_i) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 96 if ((!rst_ni)) -2-: 98 if ((valid_o && ready_i)) -3-: 101 if ((valid_o && (!ready_i)))

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T3
0 1 - Covered T1,T2,T3
0 0 1 Covered T1,T3,T29
0 0 0 Covered T1,T2,T3


LineNo. Expression -1-: 126 if (gen_normal_case.winner[i])

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


Assert Coverage for Module : prim_arbiter_ppc
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 15 15 100.00 14 93.33
Cover properties 0 0 0
Cover sequences 0 0 0
Total 15 15 100.00 14 93.33




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
CheckHotOne_A 228092357 227940072 0 0
CheckNGreaterZero_A 803 803 0 0
GntImpliesReady_A 228092357 11765 0 0
GntImpliesValid_A 228092357 11765 0 0
GrantKnown_A 228092357 227940072 0 0
IdxKnown_A 228092357 227940072 0 0
IndexIsCorrect_A 228092357 11765 0 0
LockArbDecision_A 228092357 353106 0 0
NoReadyValidNoGrant_A 228092357 227506961 0 0
ReadyAndValidImplyGrant_A 228092357 11765 0 0
ReqAndReadyImplyGrant_A 228092357 11765 0 0
ReqImpliesValid_A 228092357 365673 0 0
ReqStaysHighUntilGranted0_M 228092357 353106 0 0
RoundRobin_A 228092357 0 0 803
ValidKnown_A 228092357 227940072 0 0


CheckHotOne_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 228092357 227940072 0 0
T1 1528 1453 0 0
T2 1947 1787 0 0
T3 998 923 0 0
T4 801900 801889 0 0
T5 766025 766012 0 0
T23 1568 1420 0 0
T29 2169 2070 0 0
T50 1070 1020 0 0
T51 16743 16036 0 0
T52 1217 1134 0 0

CheckNGreaterZero_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 803 803 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T23 1 1 0 0
T29 1 1 0 0
T50 1 1 0 0
T51 1 1 0 0
T52 1 1 0 0

GntImpliesReady_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 228092357 11765 0 0
T1 1528 14 0 0
T2 1947 1 0 0
T3 998 1 0 0
T4 801900 35 0 0
T5 766025 25 0 0
T23 1568 1 0 0
T29 2169 45 0 0
T50 1070 1 0 0
T51 16743 6 0 0
T52 1217 1 0 0

GntImpliesValid_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 228092357 11765 0 0
T1 1528 14 0 0
T2 1947 1 0 0
T3 998 1 0 0
T4 801900 35 0 0
T5 766025 25 0 0
T23 1568 1 0 0
T29 2169 45 0 0
T50 1070 1 0 0
T51 16743 6 0 0
T52 1217 1 0 0

GrantKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 228092357 227940072 0 0
T1 1528 1453 0 0
T2 1947 1787 0 0
T3 998 923 0 0
T4 801900 801889 0 0
T5 766025 766012 0 0
T23 1568 1420 0 0
T29 2169 2070 0 0
T50 1070 1020 0 0
T51 16743 16036 0 0
T52 1217 1134 0 0

IdxKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 228092357 227940072 0 0
T1 1528 1453 0 0
T2 1947 1787 0 0
T3 998 923 0 0
T4 801900 801889 0 0
T5 766025 766012 0 0
T23 1568 1420 0 0
T29 2169 2070 0 0
T50 1070 1020 0 0
T51 16743 16036 0 0
T52 1217 1134 0 0

IndexIsCorrect_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 228092357 11765 0 0
T1 1528 14 0 0
T2 1947 1 0 0
T3 998 1 0 0
T4 801900 35 0 0
T5 766025 25 0 0
T23 1568 1 0 0
T29 2169 45 0 0
T50 1070 1 0 0
T51 16743 6 0 0
T52 1217 1 0 0

LockArbDecision_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 228092357 353106 0 0
T1 1528 292 0 0
T2 1947 0 0 0
T3 998 11 0 0
T4 801900 1060 0 0
T5 766025 577 0 0
T23 1568 0 0 0
T29 2169 1056 0 0
T37 0 62 0 0
T50 1070 24 0 0
T51 16743 166 0 0
T52 1217 27 0 0
T71 0 38 0 0

NoReadyValidNoGrant_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 228092357 227506961 0 0
T1 1528 1082 0 0
T2 1947 1773 0 0
T3 998 911 0 0
T4 801900 801779 0 0
T5 766025 765952 0 0
T23 1568 1406 0 0
T29 2169 969 0 0
T50 1070 995 0 0
T51 16743 15864 0 0
T52 1217 1106 0 0

ReadyAndValidImplyGrant_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 228092357 11765 0 0
T1 1528 14 0 0
T2 1947 1 0 0
T3 998 1 0 0
T4 801900 35 0 0
T5 766025 25 0 0
T23 1568 1 0 0
T29 2169 45 0 0
T50 1070 1 0 0
T51 16743 6 0 0
T52 1217 1 0 0

ReqAndReadyImplyGrant_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 228092357 11765 0 0
T1 1528 14 0 0
T2 1947 1 0 0
T3 998 1 0 0
T4 801900 35 0 0
T5 766025 25 0 0
T23 1568 1 0 0
T29 2169 45 0 0
T50 1070 1 0 0
T51 16743 6 0 0
T52 1217 1 0 0

ReqImpliesValid_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 228092357 365673 0 0
T1 1528 306 0 0
T2 1947 1 0 0
T3 998 12 0 0
T4 801900 1095 0 0
T5 766025 602 0 0
T23 1568 1 0 0
T29 2169 1101 0 0
T50 1070 25 0 0
T51 16743 172 0 0
T52 1217 28 0 0

ReqStaysHighUntilGranted0_M
NameAttemptsReal SuccessesFailuresIncomplete
Total 228092357 353106 0 0
T1 1528 292 0 0
T2 1947 0 0 0
T3 998 11 0 0
T4 801900 1060 0 0
T5 766025 577 0 0
T23 1568 0 0 0
T29 2169 1056 0 0
T37 0 62 0 0
T50 1070 24 0 0
T51 16743 166 0 0
T52 1217 27 0 0
T71 0 38 0 0

RoundRobin_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 228092357 0 0 803

ValidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 228092357 227940072 0 0
T1 1528 1453 0 0
T2 1947 1787 0 0
T3 998 923 0 0
T4 801900 801889 0 0
T5 766025 766012 0 0
T23 1568 1420 0 0
T29 2169 2070 0 0
T50 1070 1020 0 0
T51 16743 16036 0 0
T52 1217 1134 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%