Unified Coverage Report :: Module :: edn_reg_top

Module : edn_reg_top

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00			100.00	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_edn_0.1/rtl/edn_reg_top.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_reg	100.00	100.00	100.00			100.00	100.00

---

Module Instance : tb.dut.u_reg

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.95	95.02	97.57	100.00		92.16	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
83.59		83.33	100.00			67.44	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
u_alert_test_fatal_alert	100.00	100.00
u_alert_test_recov_alert	100.00	100.00
u_boot_gen_cmd	100.00	100.00	100.00			100.00
u_boot_ins_cmd	100.00	100.00	100.00			100.00
u_chk	100.00	100.00		100.00			100.00
u_ctrl_auto_req_mode	100.00	100.00	100.00			100.00
u_ctrl_boot_req_mode	100.00	100.00	100.00			100.00
u_ctrl_cmd_fifo_rst	100.00	100.00	100.00			100.00
u_ctrl_edn_enable	100.00	100.00	100.00			100.00
u_err_code_edn_ack_sm_err	96.30	88.89	100.00			100.00
u_err_code_edn_cntr_err	96.30	88.89	100.00			100.00
u_err_code_edn_main_sm_err	96.30	88.89	100.00			100.00
u_err_code_fifo_read_err	96.30	88.89	100.00			100.00
u_err_code_fifo_state_err	96.30	88.89	100.00			100.00
u_err_code_fifo_write_err	96.30	88.89	100.00			100.00
u_err_code_sfifo_gencmd_err	96.30	88.89	100.00			100.00
u_err_code_sfifo_rescmd_err	96.30	88.89	100.00			100.00
u_err_code_test	100.00	100.00	100.00			100.00
u_err_code_test0_qe	100.00	100.00				100.00
u_generate_cmd	100.00	100.00
u_hw_cmd_sts_auto_mode	62.59	77.78	50.00			60.00
u_hw_cmd_sts_boot_mode	62.59	77.78	50.00			60.00
u_hw_cmd_sts_cmd_ack	62.59	77.78	50.00			60.00
u_hw_cmd_sts_cmd_sts	62.59	77.78	50.00			60.00
u_hw_cmd_sts_cmd_type	62.59	77.78	50.00			60.00
u_intr_enable_edn_cmd_req_done	100.00	100.00	100.00			100.00
u_intr_enable_edn_fatal_err	100.00	100.00	100.00			100.00
u_intr_state_edn_cmd_req_done	100.00	100.00	100.00			100.00
u_intr_state_edn_fatal_err	100.00	100.00	100.00			100.00
u_intr_test_edn_cmd_req_done	100.00	100.00
u_intr_test_edn_fatal_err	100.00	100.00
u_main_sm_state	62.59	77.78	50.00			60.00
u_max_num_reqs_between_reseeds	100.00	100.00	100.00			100.00
u_max_num_reqs_between_reseeds0_qe	100.00	100.00				100.00
u_prim_reg_we_check	100.00	100.00		100.00
u_recov_alert_sts_auto_req_mode_field_alert	100.00	100.00	100.00			100.00
u_recov_alert_sts_boot_req_mode_field_alert	100.00	100.00	100.00			100.00
u_recov_alert_sts_cmd_fifo_rst_field_alert	100.00	100.00	100.00			100.00
u_recov_alert_sts_csrng_ack_err	100.00	100.00	100.00			100.00
u_recov_alert_sts_edn_bus_cmp_alert	100.00	100.00	100.00			100.00
u_recov_alert_sts_edn_enable_field_alert	100.00	100.00	100.00			100.00
u_reg_if	98.67	97.14	97.53			100.00	100.00
u_regwen	100.00	100.00	100.00			100.00
u_reseed_cmd	100.00	100.00
u_rsp_intg_gen	100.00	100.00					100.00
u_sw_cmd_req	100.00	100.00
u_sw_cmd_sts_cmd_ack	62.59	77.78	50.00			60.00
u_sw_cmd_sts_cmd_rdy	62.59	77.78	50.00			60.00
u_sw_cmd_sts_cmd_reg_rdy	62.59	77.78	50.00			60.00
u_sw_cmd_sts_cmd_sts	62.59	77.78	50.00			60.00

---

Since this is the module's only instance, the coverage report is the same as for the module.

Line Coverage for Module : edn_reg_top

	Line No.	Total	Covered	Percent
TOTAL		152	152	100.00
ALWAYS	68	4	4	100.00
CONT_ASSIGN	77	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	90	1	1	100.00
CONT_ASSIGN	118	1	1	100.00
CONT_ASSIGN	119	1	1	100.00
CONT_ASSIGN	318	1	1	100.00
CONT_ASSIGN	333	1	1	100.00
CONT_ASSIGN	349	1	1	100.00
CONT_ASSIGN	355	1	1	100.00
CONT_ASSIGN	370	1	1	100.00
CONT_ASSIGN	386	1	1	100.00
CONT_ASSIGN	420	1	1	100.00
CONT_ASSIGN	589	1	1	100.00
CONT_ASSIGN	603	1	1	100.00
CONT_ASSIGN	856	1	1	100.00
CONT_ASSIGN	870	1	1	100.00
CONT_ASSIGN	876	1	1	100.00
CONT_ASSIGN	890	1	1	100.00
CONT_ASSIGN	930	1	1	100.00
CONT_ASSIGN	1352	1	1	100.00
ALWAYS	1386	19	19	100.00
CONT_ASSIGN	1407	1	1	100.00
ALWAYS	1411	1	1	100.00
CONT_ASSIGN	1433	1	1	100.00
CONT_ASSIGN	1435	1	1	100.00
CONT_ASSIGN	1437	1	1	100.00
CONT_ASSIGN	1438	1	1	100.00
CONT_ASSIGN	1440	1	1	100.00
CONT_ASSIGN	1442	1	1	100.00
CONT_ASSIGN	1443	1	1	100.00
CONT_ASSIGN	1445	1	1	100.00
CONT_ASSIGN	1447	1	1	100.00
CONT_ASSIGN	1448	1	1	100.00
CONT_ASSIGN	1450	1	1	100.00
CONT_ASSIGN	1452	1	1	100.00
CONT_ASSIGN	1453	1	1	100.00
CONT_ASSIGN	1455	1	1	100.00
CONT_ASSIGN	1456	1	1	100.00
CONT_ASSIGN	1458	1	1	100.00
CONT_ASSIGN	1460	1	1	100.00
CONT_ASSIGN	1462	1	1	100.00
CONT_ASSIGN	1464	1	1	100.00
CONT_ASSIGN	1465	1	1	100.00
CONT_ASSIGN	1467	1	1	100.00
CONT_ASSIGN	1468	1	1	100.00
CONT_ASSIGN	1470	1	1	100.00
CONT_ASSIGN	1471	1	1	100.00
CONT_ASSIGN	1473	1	1	100.00
CONT_ASSIGN	1474	1	1	100.00
CONT_ASSIGN	1476	1	1	100.00
CONT_ASSIGN	1477	1	1	100.00
CONT_ASSIGN	1479	1	1	100.00
CONT_ASSIGN	1480	1	1	100.00
CONT_ASSIGN	1482	1	1	100.00
CONT_ASSIGN	1483	1	1	100.00
CONT_ASSIGN	1485	1	1	100.00
CONT_ASSIGN	1487	1	1	100.00
CONT_ASSIGN	1489	1	1	100.00
CONT_ASSIGN	1491	1	1	100.00
CONT_ASSIGN	1493	1	1	100.00
CONT_ASSIGN	1495	1	1	100.00
CONT_ASSIGN	1496	1	1	100.00
CONT_ASSIGN	1498	1	1	100.00
ALWAYS	1502	19	19	100.00
ALWAYS	1525	46	46	100.00
CONT_ASSIGN	1636	0	0
CONT_ASSIGN	1644	1	1	100.00
CONT_ASSIGN	1645	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_edn_0.1/rtl/edn_reg_top.sv' or '../src/lowrisc_ip_edn_0.1/rtl/edn_reg_top.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
68	1	1
69	1	1
70	1	1
71	1	1
			MISSING_ELSE
77	1	1
89	1	1
90	1	1
118	1	1
119	1	1
318	1	1
333	1	1
349	1	1
355	1	1
370	1	1
386	1	1
420	1	1
589	1	1
603	1	1
856	1	1
870	1	1
876	1	1
890	1	1
930	1	1
1352	1	1
1386	1	1
1387	1	1
1388	1	1
1389	1	1
1390	1	1
1391	1	1
1392	1	1
1393	1	1
1394	1	1
1395	1	1
1396	1	1
1397	1	1
1398	1	1
1399	1	1
1400	1	1
1401	1	1
1402	1	1
1403	1	1
1404	1	1
1407	1	1
1411	1	1
1433	1	1
1435	1	1
1437	1	1
1438	1	1
1440	1	1
1442	1	1
1443	1	1
1445	1	1
1447	1	1
1448	1	1
1450	1	1
1452	1	1
1453	1	1
1455	1	1
1456	1	1
1458	1	1
1460	1	1
1462	1	1
1464	1	1
1465	1	1
1467	1	1
1468	1	1
1470	1	1
1471	1	1
1473	1	1
1474	1	1
1476	1	1
1477	1	1
1479	1	1
1480	1	1
1482	1	1
1483	1	1
1485	1	1
1487	1	1
1489	1	1
1491	1	1
1493	1	1
1495	1	1
1496	1	1
1498	1	1
1502	1	1
1503	1	1
1504	1	1
1505	1	1
1506	1	1
1507	1	1
1508	1	1
1509	1	1
1510	1	1
1511	1	1
1512	1	1
1513	1	1
1514	1	1
1515	1	1
1516	1	1
1517	1	1
1518	1	1
1519	1	1
1520	1	1
1525	1	1
1526	1	1
1528	1	1
1529	1	1
1533	1	1
1534	1	1
1538	1	1
1539	1	1
1543	1	1
1544	1	1
1548	1	1
1552	1	1
1553	1	1
1554	1	1
1555	1	1
1559	1	1
1563	1	1
1567	1	1
1571	1	1
1572	1	1
1573	1	1
1574	1	1
1578	1	1
1579	1	1
1580	1	1
1581	1	1
1582	1	1
1586	1	1
1590	1	1
1594	1	1
1598	1	1
1599	1	1
1600	1	1
1601	1	1
1602	1	1
1603	1	1
1607	1	1
1608	1	1
1609	1	1
1610	1	1
1611	1	1
1612	1	1
1613	1	1
1614	1	1
1618	1	1
1622	1	1
1636		unreachable
1644	1	1
1645	1	1

---

Cond Coverage for Module : edn_reg_top

	Total	Covered	Percent
Conditions	190	190	100.00
Logical	190	190	100.00
Non-Logical	0	0
Event	0	0

 LINE       58
 EXPRESSION (reg_we && ((!addrmiss)))
             ---1--    ------2------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T24,T25,T26
1	1	Covered	T1,T2,T3

 LINE       70
 EXPRESSION (intg_err || reg_we_err)
             ----1---    -----2----

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T20,T21,T22
1	0	Covered	T230,T231,T232

 LINE       77
 EXPRESSION (err_q | intg_err | reg_we_err)
             --1--   ----2---   -----3----

-1-	-2-	-3-	Status	Tests
0	0	0	Covered	T1,T2,T3
0	0	1	Covered	T20,T21,T22
0	1	0	Covered	T230,T231,T232
1	0	0	Covered	T20,T21,T22

 LINE       119
 EXPRESSION (addrmiss | wr_err | intg_err)
             ----1---   ---2--   ----3---

-1-	-2-	-3-	Status	Tests
0	0	0	Covered	T1,T2,T3
0	0	1	Covered	T230,T231,T232
0	1	0	Covered	T24,T25,T26
1	0	0	Covered	T24,T25,T26

 LINE       420
 EXPRESSION (ctrl_we & regwen_qs)
             ---1---   ----2----

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T129,T130,T131
1	1	Covered	T1,T2,T6

 LINE       1387
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_INTR_STATE_OFFSET)
            ------------------------1-----------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       1388
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_INTR_ENABLE_OFFSET)
            ------------------------1------------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T6,T4

 LINE       1389
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_INTR_TEST_OFFSET)
            -----------------------1-----------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T6,T4,T10

 LINE       1390
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_ALERT_TEST_OFFSET)
            ------------------------1-----------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T3,T6,T4

 LINE       1391
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_REGWEN_OFFSET)
            ----------------------1---------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T6,T4

 LINE       1392
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_CTRL_OFFSET)
            ---------------------1--------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T6

 LINE       1393
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_BOOT_INS_CMD_OFFSET)
            -------------------------1------------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T6,T4,T10

 LINE       1394
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_BOOT_GEN_CMD_OFFSET)
            -------------------------1------------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T6,T4,T10

 LINE       1395
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_SW_CMD_REQ_OFFSET)
            ------------------------1-----------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T6

 LINE       1396
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_SW_CMD_STS_OFFSET)
            ------------------------1-----------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T6

 LINE       1397
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_HW_CMD_STS_OFFSET)
            ------------------------1-----------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T6,T4

 LINE       1398
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_RESEED_CMD_OFFSET)
            ------------------------1-----------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T6,T4,T10

 LINE       1399
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_GENERATE_CMD_OFFSET)
            -------------------------1------------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T6,T4

 LINE       1400
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET)
            ---------------------------------1--------------------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T6,T4

 LINE       1401
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_RECOV_ALERT_STS_OFFSET)
            --------------------------1--------------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T6,T4,T10

 LINE       1402
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_ERR_CODE_OFFSET)
            -----------------------1----------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T6,T4

 LINE       1403
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_ERR_CODE_TEST_OFFSET)
            -------------------------1-------------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T6,T4

 LINE       1404
 EXPRESSION (reg_addr == edn_reg_pkg::EDN_MAIN_SM_STATE_OFFSET)
            -------------------------1-------------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T6,T4,T10

 LINE       1407
 EXPRESSION ((reg_re || reg_we) ? ((~|addr_hit)) : 1'b0)
             ---------1--------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       1407
 SUB-EXPRESSION (reg_re || reg_we)
                 ---1--    ---2--

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3

 LINE       1411
 EXPRESSION 
 Number  Term
      1  reg_we & 
      2  ((addr_hit[0] & ((|(4'b1 & (~reg_be))))) | (addr_hit[1] & ((|(4'b1 & (~reg_be))))) | (addr_hit[2] & ((|(4'b1 & (~reg_be))))) | (addr_hit[3] & ((|(4'b1 & (~reg_be))))) | (addr_hit[4] & ((|(4'b1 & (~reg_be))))) | (addr_hit[5] & ((|(4'b0011 & (~reg_be))))) | (addr_hit[6] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[7] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[8] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[9] & ((|(4'b1 & (~reg_be))))) | (addr_hit[10] & ((|(4'b1 & (~reg_be))))) | (addr_hit[11] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[12] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[13] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[14] & ((|(4'b0011 & (~reg_be))))) | (addr_hit[15] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[16] & ((|(4'b1 & (~reg_be))))) | (addr_hit[17] & ((|(4'b0011 & (~reg_be)))))))

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T6
1	0	Covered	T1,T2,T3
1	1	Covered	T24,T25,T26

 LINE       1411
 SUB-EXPRESSION 
 Number  Term
      1  (addr_hit[0] & ((|(4'b1 & (~reg_be))))) | 
      2  (addr_hit[1] & ((|(4'b1 & (~reg_be))))) | 
      3  (addr_hit[2] & ((|(4'b1 & (~reg_be))))) | 
      4  (addr_hit[3] & ((|(4'b1 & (~reg_be))))) | 
      5  (addr_hit[4] & ((|(4'b1 & (~reg_be))))) | 
      6  (addr_hit[5] & ((|(4'b0011 & (~reg_be))))) | 
      7  (addr_hit[6] & ((|(4'b1111 & (~reg_be))))) | 
      8  (addr_hit[7] & ((|(4'b1111 & (~reg_be))))) | 
      9  (addr_hit[8] & ((|(4'b1111 & (~reg_be))))) | 
     10  (addr_hit[9] & ((|(4'b1 & (~reg_be))))) | 
     11  (addr_hit[10] & ((|(4'b1 & (~reg_be))))) | 
     12  (addr_hit[11] & ((|(4'b1111 & (~reg_be))))) | 
     13  (addr_hit[12] & ((|(4'b1111 & (~reg_be))))) | 
     14  (addr_hit[13] & ((|(4'b1111 & (~reg_be))))) | 
     15  (addr_hit[14] & ((|(4'b0011 & (~reg_be))))) | 
     16  (addr_hit[15] & ((|(4'b1111 & (~reg_be))))) | 
     17  (addr_hit[16] & ((|(4'b1 & (~reg_be))))) | 
     18  (addr_hit[17] & ((|(4'b0011 & (~reg_be))))))

-1-	-2-	-3-	-4-	-5-	-6-	-7-	-8-	-9-	-10-	-11-	-12-	-13-	-14-	-15-	-16-	-17-	-18-	Status	Tests
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Covered	T1,T2,T3
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	Covered	T6,T4,T10
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	Covered	T1,T6,T4
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	Covered	T1,T6,T4
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	Covered	T6,T4,T10
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	Covered	T1,T6,T4
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	Covered	T1,T6,T4
0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	Covered	T6,T4,T10
0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	Covered	T1,T6,T4
0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	Covered	T1,T2,T6
0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	Covered	T1,T6,T4
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	Covered	T6,T4,T10
0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	Covered	T6,T4,T10
0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	Covered	T1,T6,T4
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	Covered	T1,T6,T4
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Covered	T6,T4,T10
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Covered	T4,T10,T11
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Covered	T6,T4,T10
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Covered	T1,T2,T6

 LINE       1411
 SUB-EXPRESSION (addr_hit[0] & ((|(4'b1 & (~reg_be)))))
                 -----1-----   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T6
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T6

 LINE       1411
 SUB-EXPRESSION (addr_hit[1] & ((|(4'b1 & (~reg_be)))))
                 -----1-----   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T6
1	0	Covered	T1,T6,T4
1	1	Covered	T6,T4,T10

 LINE       1411
 SUB-EXPRESSION (addr_hit[2] & ((|(4'b1 & (~reg_be)))))
                 -----1-----   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T6
1	0	Covered	T6,T4,T10
1	1	Covered	T4,T10,T11

 LINE       1411
 SUB-EXPRESSION (addr_hit[3] & ((|(4'b1 & (~reg_be)))))
                 -----1-----   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T6
1	0	Covered	T3,T6,T4
1	1	Covered	T6,T4,T10

 LINE       1411
 SUB-EXPRESSION (addr_hit[4] & ((|(4'b1 & (~reg_be)))))
                 -----1-----   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T6
1	0	Covered	T1,T6,T4
1	1	Covered	T1,T6,T4

 LINE       1411
 SUB-EXPRESSION (addr_hit[5] & ((|(4'b0011 & (~reg_be)))))
                 -----1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T6
1	1	Covered	T1,T6,T4

 LINE       1411
 SUB-EXPRESSION (addr_hit[6] & ((|(4'b1111 & (~reg_be)))))
                 -----1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T6,T4,T10
1	1	Covered	T6,T4,T10

 LINE       1411
 SUB-EXPRESSION (addr_hit[7] & ((|(4'b1111 & (~reg_be)))))
                 -----1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T6,T4,T10
1	1	Covered	T6,T4,T10

 LINE       1411
 SUB-EXPRESSION (addr_hit[8] & ((|(4'b1111 & (~reg_be)))))
                 -----1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T6
1	1	Covered	T1,T6,T4

 LINE       1411
 SUB-EXPRESSION (addr_hit[9] & ((|(4'b1 & (~reg_be)))))
                 -----1-----   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T6
1	0	Covered	T1,T2,T6
1	1	Covered	T1,T2,T6

 LINE       1411
 SUB-EXPRESSION (addr_hit[10] & ((|(4'b1 & (~reg_be)))))
                 ------1-----   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T6
1	0	Covered	T6,T4,T10
1	1	Covered	T1,T6,T4

 LINE       1411
 SUB-EXPRESSION (addr_hit[11] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T6,T4,T10
1	1	Covered	T6,T4,T10

 LINE       1411
 SUB-EXPRESSION (addr_hit[12] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T6,T4,T10
1	1	Covered	T1,T6,T4

 LINE       1411
 SUB-EXPRESSION (addr_hit[13] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T6,T4,T10
1	1	Covered	T1,T6,T4

 LINE       1411
 SUB-EXPRESSION (addr_hit[14] & ((|(4'b0011 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T6,T4,T11
1	1	Covered	T6,T4,T10

 LINE       1411
 SUB-EXPRESSION (addr_hit[15] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T4,T5,T24
1	1	Covered	T1,T6,T4

 LINE       1411
 SUB-EXPRESSION (addr_hit[16] & ((|(4'b1 & (~reg_be)))))
                 ------1-----   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T6
1	0	Covered	T6,T4,T10
1	1	Covered	T1,T6,T4

 LINE       1411
 SUB-EXPRESSION (addr_hit[17] & ((|(4'b0011 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T6,T4,T10
1	1	Covered	T6,T4,T10

 LINE       1433
 EXPRESSION (addr_hit[0] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T24,T25,T26
1	1	1	Covered	T1,T2,T6

 LINE       1438
 EXPRESSION (addr_hit[1] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T6,T4
1	1	0	Covered	T24,T25,T26
1	1	1	Covered	T1,T4,T5

 LINE       1443
 EXPRESSION (addr_hit[2] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T6,T4,T10
1	1	0	Covered	T24,T25,T26
1	1	1	Covered	T4,T24,T25

 LINE       1448
 EXPRESSION (addr_hit[3] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T6
1	0	1	Covered	T3,T6,T4
1	1	0	Covered	T24,T25,T26
1	1	1	Covered	T3,T36,T128

 LINE       1453
 EXPRESSION (addr_hit[4] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T6,T4
1	1	0	Covered	T24,T25,T26
1	1	1	Covered	T129,T130,T131

 LINE       1456
 EXPRESSION (addr_hit[5] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T2,T6
1	1	0	Covered	T24,T25,T26
1	1	1	Covered	T1,T2,T6

 LINE       1465
 EXPRESSION (addr_hit[6] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T6,T4,T10
1	1	0	Covered	T24,T25,T26
1	1	1	Covered	T6,T12,T27

 LINE       1468
 EXPRESSION (addr_hit[7] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T6,T4,T10
1	1	0	Covered	T24,T25,T26
1	1	1	Covered	T6,T12,T27

 LINE       1471
 EXPRESSION (addr_hit[8] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T2,T6
1	1	0	Covered	T24,T25,T26
1	1	1	Covered	T1,T2,T6

 LINE       1474
 EXPRESSION (addr_hit[11] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T6,T4,T10
1	1	0	Covered	T24,T25,T26
1	1	1	Covered	T10,T11,T12

 LINE       1477
 EXPRESSION (addr_hit[12] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T6,T4
1	1	0	Covered	T24,T25,T26
1	1	1	Covered	T10,T11,T12

 LINE       1480
 EXPRESSION (addr_hit[13] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T6,T4
1	1	0	Covered	T24,T25,T26
1	1	1	Covered	T10,T11,T12

 LINE       1483
 EXPRESSION (addr_hit[14] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T6,T4,T10
1	1	0	Covered	T24,T25,T26
1	1	1	Covered	T12,T18,T19

 LINE       1496
 EXPRESSION (addr_hit[16] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T6,T4
1	1	0	Covered	T24,T25,T26
1	1	1	Covered	T6,T4,T10

---

Branch Coverage for Module : edn_reg_top

	Line No.	Total	Covered	Percent
Branches		24	24	100.00
TERNARY	1407	2	2	100.00
IF	68	3	3	100.00
CASE	1526	19	19	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_edn_0.1/rtl/edn_reg_top.sv' or '../src/lowrisc_ip_edn_0.1/rtl/edn_reg_top.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	1407	((reg_re || reg_we)) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	68	if ((!rst_ni))
-2-:	70	if ((intg_err || reg_we_err))

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T20,T21,T22
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	1526	case (1'b1)

Branches:

-1-	Status	Tests
addr_hit[0]	Covered	T1,T2,T3
addr_hit[1]	Covered	T1,T2,T3
addr_hit[2]	Covered	T2,T3,T6
addr_hit[3]	Covered	T2,T3,T6
addr_hit[4]	Covered	T1,T2,T3
addr_hit[5]	Covered	T1,T2,T3
addr_hit[6]	Covered	T2,T3,T6
addr_hit[7]	Covered	T2,T3,T6
addr_hit[8]	Covered	T1,T2,T3
addr_hit[9]	Covered	T1,T2,T3
addr_hit[10]	Covered	T1,T2,T3
addr_hit[11]	Covered	T2,T3,T6
addr_hit[12]	Covered	T1,T2,T3
addr_hit[13]	Covered	T1,T2,T3
addr_hit[14]	Covered	T2,T3,T6
addr_hit[15]	Covered	T1,T2,T3
addr_hit[16]	Covered	T1,T2,T3
addr_hit[17]	Covered	T2,T3,T6
default	Covered	T1,T2,T3

---

Assert Coverage for Module : edn_reg_top

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	4	4	100.00	4	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	4	4	100.00	4	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
en2addrHit	218252999	744934	0	0
reAfterRv	218252999	744934	0	0
rePulse	218252999	277526	0	0
wePulse	218252999	467408	0	0

en2addrHit

Name	Attempts	Real Successes	Failures	Incomplete
Total	218252999	744934	0	0
T1	1101	30	0	0
T2	1847	102	0	0
T3	1646	21	0	0
T4	30168	1168	0	0
T6	4117	206	0	0
T10	3977	113	0	0
T11	2682	85	0	0
T12	2686	61	0	0
T18	2294	152	0	0
T37	1297	126	0	0

reAfterRv

Name	Attempts	Real Successes	Failures	Incomplete
Total	218252999	744934	0	0
T1	1101	30	0	0
T2	1847	102	0	0
T3	1646	21	0	0
T4	30168	1168	0	0
T6	4117	206	0	0
T10	3977	113	0	0
T11	2682	85	0	0
T12	2686	61	0	0
T18	2294	152	0	0
T37	1297	126	0	0

rePulse

Name	Attempts	Real Successes	Failures	Incomplete
Total	218252999	277526	0	0
T1	1101	20	0	0
T2	1847	81	0	0
T3	1646	1	0	0
T4	30168	866	0	0
T6	4117	182	0	0
T10	3977	30	0	0
T11	2682	34	0	0
T12	2686	35	0	0
T18	2294	93	0	0
T37	1297	105	0	0

wePulse

Name	Attempts	Real Successes	Failures	Incomplete
Total	218252999	467408	0	0
T1	1101	10	0	0
T2	1847	21	0	0
T3	1646	20	0	0
T4	30168	302	0	0
T6	4117	24	0	0
T10	3977	83	0	0
T11	2682	51	0	0
T12	2686	26	0	0
T18	2294	59	0	0
T37	1297	21	0	0