Group : csrng_agent_pkg::device_genbits_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : csrng_agent_pkg::device_genbits_cg
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
64.29 64.29 1 100 1 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_csrng_agent_0.1/csrng_agent_cov.sv

1 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
csrng_agent_pkg.csrng_device_genbits_cg 64.29 1 100 1 64 64




Group Instance : csrng_agent_pkg.csrng_device_genbits_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
64.29 1 100 1 64 64




Summary for Group Instance csrng_agent_pkg.csrng_device_genbits_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 6 1 5 83.33
Crosses 8 4 4 50.00


Variables for Group Instance csrng_agent_pkg.csrng_device_genbits_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
csrng_glen 4 0 4 100.00 100 1 1 0
csrng_sts 2 1 1 50.00 100 1 1 0


Crosses for Group Instance csrng_agent_pkg.csrng_device_genbits_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
csrng_genbits_cross 8 4 4 50.00 100 1 1 0


Summary for Variable csrng_glen

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 0 4 100.00


User Defined Bins for csrng_glen

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
glens[0] 2287 1 T1 6 T21 1 T22 1
glens[1] 40 1 T7 1 T46 1 T93 1
glens[2] 50 1 T45 1 T52 1 T84 1
glens[3] 54 1 T2 1 T27 1 T19 1



Summary for Variable csrng_sts

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 1 1 50.00


User Defined Bins for csrng_sts

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
fail 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
pass 3984 1 T1 11 T2 1 T4 1



Summary for Cross csrng_genbits_cross

Samples crossed: csrng_glen csrng_sts
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 8 4 4 50.00 4


Automatically Generated Cross Bins for csrng_genbits_cross

Element holes
csrng_glencsrng_stsCOUNTAT LEASTNUMBERSTATUS
* [fail] -- -- 4


Covered bins
csrng_glencsrng_stsCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
glens[0] pass 2287 1 T1 6 T21 1 T22 1
glens[1] pass 40 1 T7 1 T46 1 T93 1
glens[2] pass 50 1 T45 1 T52 1 T84 1
glens[3] pass 54 1 T2 1 T27 1 T19 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%