Group : tb.dut.u_edn_cov_if::edn_hw_cmd_sts_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : tb.dut.u_edn_cov_if::edn_hw_cmd_sts_cg
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
76.19 76.19 1 100 1 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_edn_cov_0/edn_cov_if.sv

1 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
edn_hw_cmd_sts_cg 76.19 1 100 1 64 64



Group Instance : edn_hw_cmd_sts_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
76.19 1 100 1 64 64



Summary for Group Instance edn_hw_cmd_sts_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 16 3 13 81.25
Crosses 5 2 3 60.00


Variables for Group Instance edn_hw_cmd_sts_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_acmd 4 2 2 50.00 100 1 1 0
cp_auto_mode 2 0 2 100.00 100 1 1 0
cp_boot_mode 2 0 2 100.00 100 1 1 0
cp_cmd_ack 2 0 2 100.00 100 1 1 0
cp_cmd_sts 6 1 5 83.33 100 1 1 0


Crosses for Group Instance edn_hw_cmd_sts_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_acmd_boot_mode 3 1 2 66.67 100 1 1 0
cr_acmd_auto_mode 2 1 1 50.00 100 1 1 0


Summary for Variable cp_acmd

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 4 2 2 50.00


Automatically Generated Bins for cp_acmd

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
auto[RES] 0 1 1
auto[UNI] 0 1 1


Excluded/Illegal bins
NAMECOUNTSTATUS
auto[INV] 0 Excluded
auto[UPD] 0 Excluded
auto[GENB] 0 Excluded
auto[GENU] 0 Excluded
unused 0 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[INS] 13 1 T82 2 T163 1 T144 1
auto[GEN] 17 1 T11 1 T32 1 T85 1


Summary for Variable cp_auto_mode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for cp_auto_mode

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
not_auto_mode 74 1 T11 1 T31 2 T32 1
auto_mode 12 1 T11 1 T32 1 T86 1


Summary for Variable cp_boot_mode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for cp_boot_mode

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
not_boot_mode 68 1 T11 2 T31 2 T32 2
boot_mode 18 1 T82 2 T85 1 T163 2


Summary for Variable cp_cmd_ack

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for cp_cmd_ack

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
no_ack 45 1 T11 1 T31 1 T32 1
ack 41 1 T11 1 T31 1 T32 1


Summary for Variable cp_cmd_sts

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 6 1 5 83.33


Automatically Generated Bins for cp_cmd_sts

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
auto[CMD_STS_UNDRIVEN] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[CMD_STS_SUCCESS] 46 1 T11 1 T31 1 T32 1
auto[CMD_STS_INVALID_ACMD] 7 1 T54 1 T161 1 T129 1
auto[CMD_STS_INVALID_GEN_CMD] 11 1 T82 1 T144 1 T261 1
auto[CMD_STS_INVALID_CMD_SEQ] 9 1 T31 1 T86 1 T163 1
auto[CMD_STS_RESEED_CNT_EXCEEDED] 13 1 T11 1 T32 1 T83 2


Summary for Cross cr_acmd_boot_mode

Samples crossed: cp_acmd cp_boot_mode
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 3 1 2 66.67 1
Automatically Generated Cross Bins 3 1 2 66.67 1
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for cr_acmd_boot_mode

Uncovered bins
cp_acmdcp_boot_modeCOUNTAT LEASTNUMBERSTATUS
[auto[UNI]] [boot_mode] 0 1 1


Excluded/Illegal bins
cp_acmdcp_boot_modeCOUNTSTATUS
[auto[INV]] [not_boot_mode , boot_mode] -- Excluded (2 bins)
[auto[UPD]] [not_boot_mode , boot_mode] -- Excluded (2 bins)
[auto[GENB] , auto[GENU]] [not_boot_mode , boot_mode] -- Excluded (4 bins)


Covered bins
cp_acmdcp_boot_modeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[INS] boot_mode 13 1 T82 2 T163 1 T144 1
auto[GEN] boot_mode 5 1 T85 1 T163 1 T169 1


User Defined Cross Bins for cr_acmd_boot_mode

Excluded/Illegal bins
NAMECOUNTSTATUS
not_boot_mode 0 Excluded
not_valid_boot_commands 0 Excluded


Summary for Cross cr_acmd_auto_mode

Samples crossed: cp_acmd cp_auto_mode
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 2 1 1 50.00 1
Automatically Generated Cross Bins 2 1 1 50.00 1
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for cr_acmd_auto_mode

Uncovered bins
cp_acmdcp_auto_modeCOUNTAT LEASTNUMBERSTATUS
[auto[RES]] [auto_mode] 0 1 1


Excluded/Illegal bins
cp_acmdcp_auto_modeCOUNTSTATUS
[auto[INV]] [not_auto_mode , auto_mode] -- Excluded (2 bins)
[auto[UPD]] [not_auto_mode , auto_mode] -- Excluded (2 bins)
[auto[GENB] , auto[GENU]] [not_auto_mode , auto_mode] -- Excluded (4 bins)


Covered bins
cp_acmdcp_auto_modeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[GEN] auto_mode 12 1 T11 1 T32 1 T86 1


User Defined Cross Bins for cr_acmd_auto_mode

Excluded/Illegal bins
NAMECOUNTSTATUS
not_auto_mode 0 Excluded
not_valid_boot_commands 0 Excluded

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%