Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts



Module Instance : tb.dut.u_edn_core.u_prim_count_max_reqs_cntr

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
15.35 15.35


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
15.35 15.35


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
97.13 100.00 90.29 98.23 100.00 u_edn_core


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_edn_core.u_prim_fifo_sync_rescmd.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_wptr

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
94.12 94.12


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
94.12 94.12


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
97.10 100.00 91.30 100.00 gen_normal_fifo.u_fifo_cnt


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_edn_core.u_prim_fifo_sync_rescmd.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_rptr

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
94.12 94.12


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
94.12 94.12


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
97.10 100.00 91.30 100.00 gen_normal_fifo.u_fifo_cnt


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_edn_core.u_prim_fifo_sync_gencmd.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_wptr

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
94.12 94.12


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
94.12 94.12


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
97.10 100.00 91.30 100.00 gen_normal_fifo.u_fifo_cnt


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_edn_core.u_prim_fifo_sync_gencmd.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_rptr

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
94.12 94.12


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
94.12 94.12


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
97.10 100.00 91.30 100.00 gen_normal_fifo.u_fifo_cnt


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children

Toggle Coverage for Module : prim_count ( parameter Width=32,ResetValue=0,EnableAlertTriggerSVA=1,PossibleActions=15,NumCnt=2 )
Toggle Coverage for Module self-instances :
SCORETOGGLE
15.35 15.35
tb.dut.u_edn_core.u_prim_count_max_reqs_cntr

TotalCoveredPercent
Totals 8 5 62.50
Total Bits 202 31 15.35
Total Bits 0->1 101 17 16.83
Total Bits 1->0 101 14 13.86

Ports 8 5 62.50
Port Bits 202 31 15.35
Port Bits 0->1 101 17 16.83
Port Bits 1->0 101 14 13.86

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T4,T5,T6 Yes T1,T2,T3 INPUT
clr_i Unreachable Unreachable Unreachable INPUT
set_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
set_cnt_i[0] Yes Yes *T6,*T7,*T8 Yes T1,T2,T9 INPUT
set_cnt_i[3:1] No No Yes T10,T11,T12 INPUT
set_cnt_i[31:4] No No No INPUT
incr_en_i Unreachable Unreachable Unreachable INPUT
decr_en_i Yes Yes T1,T2,T10 Yes T1,T2,T10 INPUT
step_i[31:0] Unreachable Unreachable Unreachable INPUT
commit_i Unreachable Unreachable Unreachable INPUT
cnt_o[3:0] Yes Yes *T1,*T2,*T6 Yes T1,T2,T9 OUTPUT
cnt_o[31:4] No No No OUTPUT
cnt_after_commit_o[3:0] Yes Yes *T1,*T2,*T6 Yes T1,T2,T9 OUTPUT
cnt_after_commit_o[31:4] No No No OUTPUT
err_o Yes Yes T13,T7,T14 Yes T13,T7,T14 OUTPUT

*Tests covering at least one bit in the range

Toggle Coverage for Module : prim_count ( parameter Width=5,ResetValue=0,EnableAlertTriggerSVA=1,PossibleActions=15,NumCnt=2 )
Toggle Coverage for Module self-instances :
SCORETOGGLE
94.12 94.12
tb.dut.u_edn_core.u_prim_fifo_sync_rescmd.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_wptr

SCORETOGGLE
94.12 94.12
tb.dut.u_edn_core.u_prim_fifo_sync_rescmd.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_rptr

SCORETOGGLE
94.12 94.12
tb.dut.u_edn_core.u_prim_fifo_sync_gencmd.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_wptr

SCORETOGGLE
94.12 94.12
tb.dut.u_edn_core.u_prim_fifo_sync_gencmd.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_rptr

TotalCoveredPercent
Totals 9 8 88.89
Total Bits 34 32 94.12
Total Bits 0->1 17 16 94.12
Total Bits 1->0 17 16 94.12

Ports 9 8 88.89
Port Bits 34 32 94.12
Port Bits 0->1 17 16 94.12
Port Bits 1->0 17 16 94.12

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T4,T5,T6 Yes T1,T2,T3 INPUT
clr_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
set_i Yes Yes T1,T2,T9 Yes T1,T2,T9 INPUT
set_cnt_i[3:0] Unreachable Unreachable Unreachable INPUT
set_cnt_i[4] Yes Yes T1,T2,T9 Yes T1,T2,T9 INPUT
incr_en_i Yes Yes T1,T2,T9 Yes T1,T2,T9 INPUT
decr_en_i Unreachable Unreachable Unreachable INPUT
step_i[4:0] Unreachable Unreachable Unreachable INPUT
commit_i Unreachable Unreachable Unreachable INPUT
cnt_o[4:0] Yes Yes T1,T2,T9 Yes T1,T2,T9 OUTPUT
cnt_after_commit_o[4:0] Yes Yes T1,T2,T9 Yes T1,T2,T9 OUTPUT
err_o No No No OUTPUT

Toggle Coverage for Instance : tb.dut.u_edn_core.u_prim_count_max_reqs_cntr
TotalCoveredPercent
Totals 8 5 62.50
Total Bits 202 31 15.35
Total Bits 0->1 101 17 16.83
Total Bits 1->0 101 14 13.86

Ports 8 5 62.50
Port Bits 202 31 15.35
Port Bits 0->1 101 17 16.83
Port Bits 1->0 101 14 13.86

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T4,T5,T6 Yes T1,T2,T3 INPUT
clr_i Unreachable Unreachable Unreachable INPUT
set_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
set_cnt_i[0] Yes Yes *T6,*T7,*T8 Yes T1,T2,T9 INPUT
set_cnt_i[3:1] No No Yes T10,T11,T12 INPUT
set_cnt_i[31:4] No No No INPUT
incr_en_i Unreachable Unreachable Unreachable INPUT
decr_en_i Yes Yes T1,T2,T10 Yes T1,T2,T10 INPUT
step_i[31:0] Unreachable Unreachable Unreachable INPUT
commit_i Unreachable Unreachable Unreachable INPUT
cnt_o[3:0] Yes Yes *T1,*T2,*T6 Yes T1,T2,T9 OUTPUT
cnt_o[31:4] No No No OUTPUT
cnt_after_commit_o[3:0] Yes Yes *T1,*T2,*T6 Yes T1,T2,T9 OUTPUT
cnt_after_commit_o[31:4] No No No OUTPUT
err_o Yes Yes T13,T7,T14 Yes T13,T7,T14 OUTPUT

*Tests covering at least one bit in the range
Toggle Coverage for Instance : tb.dut.u_edn_core.u_prim_fifo_sync_rescmd.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_wptr
TotalCoveredPercent
Totals 9 8 88.89
Total Bits 34 32 94.12
Total Bits 0->1 17 16 94.12
Total Bits 1->0 17 16 94.12

Ports 9 8 88.89
Port Bits 34 32 94.12
Port Bits 0->1 17 16 94.12
Port Bits 1->0 17 16 94.12

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T4,T5,T6 Yes T1,T2,T3 INPUT
clr_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
set_i Yes Yes T2,T15,T16 Yes T2,T15,T16 INPUT
set_cnt_i[3:0] Unreachable Unreachable Unreachable INPUT
set_cnt_i[4] Yes Yes T2,T15,T16 Yes T2,T15,T16 INPUT
incr_en_i Yes Yes T1,T2,T9 Yes T1,T2,T9 INPUT
decr_en_i Unreachable Unreachable Unreachable INPUT
step_i[4:0] Unreachable Unreachable Unreachable INPUT
commit_i Unreachable Unreachable Unreachable INPUT
cnt_o[4:0] Yes Yes T1,T2,T9 Yes T1,T2,T9 OUTPUT
cnt_after_commit_o[4:0] Yes Yes T1,T2,T9 Yes T1,T2,T9 OUTPUT
err_o No No No OUTPUT

Toggle Coverage for Instance : tb.dut.u_edn_core.u_prim_fifo_sync_rescmd.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_rptr
TotalCoveredPercent
Totals 9 8 88.89
Total Bits 34 32 94.12
Total Bits 0->1 17 16 94.12
Total Bits 1->0 17 16 94.12

Ports 9 8 88.89
Port Bits 34 32 94.12
Port Bits 0->1 17 16 94.12
Port Bits 1->0 17 16 94.12

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T4,T5,T6 Yes T1,T2,T3 INPUT
clr_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
set_i Yes Yes T2,T16,T17 Yes T2,T16,T17 INPUT
set_cnt_i[3:0] Unreachable Unreachable Unreachable INPUT
set_cnt_i[4] Yes Yes T2,T16,T17 Yes T2,T16,T17 INPUT
incr_en_i Yes Yes T2,T10,T15 Yes T2,T10,T15 INPUT
decr_en_i Unreachable Unreachable Unreachable INPUT
step_i[4:0] Unreachable Unreachable Unreachable INPUT
commit_i Unreachable Unreachable Unreachable INPUT
cnt_o[4:0] Yes Yes T2,T10,T15 Yes T2,T10,T15 OUTPUT
cnt_after_commit_o[4:0] Yes Yes T2,T10,T15 Yes T2,T10,T15 OUTPUT
err_o No No No OUTPUT

Toggle Coverage for Instance : tb.dut.u_edn_core.u_prim_fifo_sync_gencmd.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_wptr
TotalCoveredPercent
Totals 9 8 88.89
Total Bits 34 32 94.12
Total Bits 0->1 17 16 94.12
Total Bits 1->0 17 16 94.12

Ports 9 8 88.89
Port Bits 34 32 94.12
Port Bits 0->1 17 16 94.12
Port Bits 1->0 17 16 94.12

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T4,T5,T6 Yes T1,T2,T3 INPUT
clr_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
set_i Yes Yes T1,T2,T9 Yes T1,T2,T9 INPUT
set_cnt_i[3:0] Unreachable Unreachable Unreachable INPUT
set_cnt_i[4] Yes Yes T1,T2,T9 Yes T1,T2,T9 INPUT
incr_en_i Yes Yes T1,T2,T9 Yes T1,T2,T9 INPUT
decr_en_i Unreachable Unreachable Unreachable INPUT
step_i[4:0] Unreachable Unreachable Unreachable INPUT
commit_i Unreachable Unreachable Unreachable INPUT
cnt_o[4:0] Yes Yes T1,T2,T9 Yes T1,T2,T9 OUTPUT
cnt_after_commit_o[4:0] Yes Yes T1,T2,T9 Yes T1,T2,T9 OUTPUT
err_o No No No OUTPUT

Toggle Coverage for Instance : tb.dut.u_edn_core.u_prim_fifo_sync_gencmd.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_rptr
TotalCoveredPercent
Totals 9 8 88.89
Total Bits 34 32 94.12
Total Bits 0->1 17 16 94.12
Total Bits 1->0 17 16 94.12

Ports 9 8 88.89
Port Bits 34 32 94.12
Port Bits 0->1 17 16 94.12
Port Bits 1->0 17 16 94.12

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T4,T5,T6 Yes T1,T2,T3 INPUT
clr_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
set_i Yes Yes T2,T10,T18 Yes T2,T10,T18 INPUT
set_cnt_i[3:0] Unreachable Unreachable Unreachable INPUT
set_cnt_i[4] Yes Yes T2,T10,T18 Yes T2,T10,T18 INPUT
incr_en_i Yes Yes T1,T2,T10 Yes T1,T2,T10 INPUT
decr_en_i Unreachable Unreachable Unreachable INPUT
step_i[4:0] Unreachable Unreachable Unreachable INPUT
commit_i Unreachable Unreachable Unreachable INPUT
cnt_o[4:0] Yes Yes T1,T2,T10 Yes T1,T2,T10 OUTPUT
cnt_after_commit_o[4:0] Yes Yes T1,T2,T10 Yes T1,T2,T10 OUTPUT
err_o No No No OUTPUT

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%