Unified Coverage Report :: Module :: prim_onehot_check

Module : prim_onehot_check

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.44			94.44

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_onehot_check_0/rtl/prim_onehot_check.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_reg.u_prim_reg_we_check.u_prim_onehot_check	94.44			94.44

---

Module Instance : tb.dut.u_reg.u_prim_reg_we_check.u_prim_onehot_check

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.44			94.44

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.44			94.44

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_prim_reg_we_check

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Since this is the module's only instance, the coverage report is the same as for the module.

Toggle Coverage for Module : prim_onehot_check

	Total	Covered	Percent
Totals	5	4	80.00
Total Bits	36	34	94.44
Total Bits 0->1	18	17	94.44
Total Bits 1->0	18	17	94.44

Ports	5	4	80.00
Port Bits	36	34	94.44
Port Bits 0->1	18	17	94.44
Port Bits 1->0	18	17	94.44

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	INPUT
oh_i[8:0]	Yes	Yes	*T1,*T2,*T3	Yes	T1,T2,T3	INPUT
oh_i[10:9]	Unreachable	Unreachable		Unreachable		INPUT
oh_i[14:11]	Yes	Yes	T2,T3,T10	Yes	T2,T3,T10	INPUT
oh_i[15]	Unreachable	Unreachable		Unreachable		INPUT
oh_i[16]	Yes	Yes	*T2,*T5,*T6	Yes	T2,T5,T6	INPUT
oh_i[17]	Unreachable	Unreachable		Unreachable		INPUT
addr_i[4:0]	Unreachable	Unreachable		Unreachable		INPUT
en_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
err_o	No	No		No		OUTPUT

*Tests covering at least one bit in the range