Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : prim_arbiter_ppc
SCORELINECONDTOGGLEFSMBRANCHASSERT
95.16 95.00 92.31 100.00 93.33

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_edn_core.u_prim_arbiter_ppc_packer_arb 95.16 95.00 92.31 100.00 93.33



Module Instance : tb.dut.u_edn_core.u_prim_arbiter_ppc_packer_arb

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
95.16 95.00 92.31 100.00 93.33


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
95.16 95.00 92.31 100.00 93.33


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
97.31 100.00 91.03 98.23 100.00 u_edn_core


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : prim_arbiter_ppc
Line No.TotalCoveredPercent
TOTAL201995.00
CONT_ASSIGN5500
CONT_ASSIGN7511100.00
CONT_ASSIGN7611100.00
ALWAYS8233100.00
CONT_ASSIGN8911100.00
CONT_ASSIGN9011100.00
CONT_ASSIGN9211100.00
CONT_ASSIGN9411100.00
ALWAYS9666100.00
CONT_ASSIGN120100.00
ALWAYS12444100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
55 unreachable
75 1 1
76 1 1
82 1 1
83 1 1
84 1 1
89 1 1
90 1 1
92 1 1
94 1 1
96 1 1
97 1 1
98 1 1
100 1 1
101 1 1
103 1 1
MISSING_ELSE
120 0 1
124 1 1
125 1 1
126 1 1
127 1 1
MISSING_ELSE


Cond Coverage for Module : prim_arbiter_ppc
TotalCoveredPercent
Conditions131292.31
Logical131292.31
Non-Logical00
Event00

 LINE       76
 EXPRESSION (((|gen_normal_case.masked_req)) ? gen_normal_case.masked_req : req_i)
             ---------------1---------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       84
 EXPRESSION (gen_normal_case.ppc_out[(i - 1)] | gen_normal_case.arb_req[i])
             ----------------1---------------   -------------2------------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT1,T2,T24
10CoveredT1,T2,T3

 LINE       90
 EXPRESSION (ready_i ? gen_normal_case.winner : '0)
             ---1---
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       98
 EXPRESSION (valid_o && ready_i)
             ---1---    ---2---
-1--2-StatusTests
01CoveredT2,T3,T24
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       101
 EXPRESSION (valid_o && ((!ready_i)))
             ---1---    ------2-----
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT1,T2,T3

Branch Coverage for Module : prim_arbiter_ppc
Line No.TotalCoveredPercent
Branches 10 10 100.00
TERNARY 76 2 2 100.00
TERNARY 90 2 2 100.00
IF 96 4 4 100.00
IF 126 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 76 ((|gen_normal_case.masked_req)) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 90 (ready_i) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 96 if ((!rst_ni)) -2-: 98 if ((valid_o && ready_i)) -3-: 101 if ((valid_o && (!ready_i)))

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T3
0 1 - Covered T1,T2,T3
0 0 1 Covered T1,T2,T3
0 0 0 Covered T1,T2,T3


LineNo. Expression -1-: 126 if (gen_normal_case.winner[i])

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


Assert Coverage for Module : prim_arbiter_ppc
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 15 15 100.00 14 93.33
Cover properties 0 0 0
Cover sequences 0 0 0
Total 15 15 100.00 14 93.33




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
CheckHotOne_A 234015551 233838813 0 0
CheckNGreaterZero_A 964 964 0 0
GntImpliesReady_A 234015551 12148 0 0
GntImpliesValid_A 234015551 12148 0 0
GrantKnown_A 234015551 233838813 0 0
IdxKnown_A 234015551 233838813 0 0
IndexIsCorrect_A 234015551 12148 0 0
LockArbDecision_A 234015551 600404 0 0
NoReadyValidNoGrant_A 234015551 233143521 0 0
ReadyAndValidImplyGrant_A 234015551 12148 0 0
ReqAndReadyImplyGrant_A 234015551 12148 0 0
ReqImpliesValid_A 234015551 613530 0 0
ReqStaysHighUntilGranted0_M 234015551 600404 0 0
RoundRobin_A 234015551 0 0 964
ValidKnown_A 234015551 233838813 0 0


CheckHotOne_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 234015551 233838813 0 0
T1 1819 1742 0 0
T2 1786 1704 0 0
T3 1790 1697 0 0
T4 1597 1470 0 0
T5 1089 958 0 0
T6 994866 994856 0 0
T10 2699 2635 0 0
T24 1318 1233 0 0
T25 1363 1290 0 0
T26 1898 1763 0 0

CheckNGreaterZero_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 964 964 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T10 1 1 0 0
T24 1 1 0 0
T25 1 1 0 0
T26 1 1 0 0

GntImpliesReady_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 234015551 12148 0 0
T1 1819 2 0 0
T2 1786 2 0 0
T3 1790 3 0 0
T4 1597 0 0 0
T5 1089 1 0 0
T6 994866 39 0 0
T10 2699 4 0 0
T24 1318 10 0 0
T25 1363 1 0 0
T26 1898 1 0 0
T38 0 3 0 0

GntImpliesValid_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 234015551 12148 0 0
T1 1819 2 0 0
T2 1786 2 0 0
T3 1790 3 0 0
T4 1597 0 0 0
T5 1089 1 0 0
T6 994866 39 0 0
T10 2699 4 0 0
T24 1318 10 0 0
T25 1363 1 0 0
T26 1898 1 0 0
T38 0 3 0 0

GrantKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 234015551 233838813 0 0
T1 1819 1742 0 0
T2 1786 1704 0 0
T3 1790 1697 0 0
T4 1597 1470 0 0
T5 1089 958 0 0
T6 994866 994856 0 0
T10 2699 2635 0 0
T24 1318 1233 0 0
T25 1363 1290 0 0
T26 1898 1763 0 0

IdxKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 234015551 233838813 0 0
T1 1819 1742 0 0
T2 1786 1704 0 0
T3 1790 1697 0 0
T4 1597 1470 0 0
T5 1089 958 0 0
T6 994866 994856 0 0
T10 2699 2635 0 0
T24 1318 1233 0 0
T25 1363 1290 0 0
T26 1898 1763 0 0

IndexIsCorrect_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 234015551 12148 0 0
T1 1819 2 0 0
T2 1786 2 0 0
T3 1790 3 0 0
T4 1597 0 0 0
T5 1089 1 0 0
T6 994866 39 0 0
T10 2699 4 0 0
T24 1318 10 0 0
T25 1363 1 0 0
T26 1898 1 0 0
T38 0 3 0 0

LockArbDecision_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 234015551 600404 0 0
T1 1819 23 0 0
T2 1786 2 0 0
T3 1790 3 0 0
T4 1597 940 0 0
T5 1089 0 0 0
T6 994866 4592 0 0
T10 2699 938 0 0
T24 1318 306 0 0
T25 1363 88 0 0
T26 1898 0 0 0
T44 0 1410 0 0
T65 0 43 0 0

NoReadyValidNoGrant_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 234015551 233143521 0 0
T1 1819 1717 0 0
T2 1786 1694 0 0
T3 1790 1667 0 0
T4 1597 529 0 0
T5 1089 916 0 0
T6 994866 994393 0 0
T10 2699 1693 0 0
T24 1318 911 0 0
T25 1363 1201 0 0
T26 1898 1720 0 0

ReadyAndValidImplyGrant_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 234015551 12148 0 0
T1 1819 2 0 0
T2 1786 2 0 0
T3 1790 3 0 0
T4 1597 0 0 0
T5 1089 1 0 0
T6 994866 39 0 0
T10 2699 4 0 0
T24 1318 10 0 0
T25 1363 1 0 0
T26 1898 1 0 0
T38 0 3 0 0

ReqAndReadyImplyGrant_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 234015551 12148 0 0
T1 1819 2 0 0
T2 1786 2 0 0
T3 1790 3 0 0
T4 1597 0 0 0
T5 1089 1 0 0
T6 994866 39 0 0
T10 2699 4 0 0
T24 1318 10 0 0
T25 1363 1 0 0
T26 1898 1 0 0
T38 0 3 0 0

ReqImpliesValid_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 234015551 613530 0 0
T1 1819 25 0 0
T2 1786 4 0 0
T3 1790 6 0 0
T4 1597 941 0 0
T5 1089 1 0 0
T6 994866 4631 0 0
T10 2699 942 0 0
T24 1318 316 0 0
T25 1363 89 0 0
T26 1898 1 0 0

ReqStaysHighUntilGranted0_M
NameAttemptsReal SuccessesFailuresIncomplete
Total 234015551 600404 0 0
T1 1819 23 0 0
T2 1786 2 0 0
T3 1790 3 0 0
T4 1597 940 0 0
T5 1089 0 0 0
T6 994866 4592 0 0
T10 2699 938 0 0
T24 1318 306 0 0
T25 1363 88 0 0
T26 1898 0 0 0
T44 0 1410 0 0
T65 0 43 0 0

RoundRobin_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 234015551 0 0 964

ValidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 234015551 233838813 0 0
T1 1819 1742 0 0
T2 1786 1704 0 0
T3 1790 1697 0 0
T4 1597 1470 0 0
T5 1089 958 0 0
T6 994866 994856 0 0
T10 2699 2635 0 0
T24 1318 1233 0 0
T25 1363 1290 0 0
T26 1898 1763 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%