Cond split page
dashboard | hierarchy | modlist | groups | tests | asserts
Go back
 LINE       302
 EXPRESSION (csrng_cmd_i.csrng_rsp_ack && sw_cmd_mode)
             ------------1------------    -----2-----
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T19,T20
11CoveredT1,T2,T3

 LINE       307
 EXPRESSION (sfifo_rescmd_int_err || sfifo_gencmd_int_err || edn_cntr_err_sum || edn_main_sm_err_sum || edn_ack_sm_err_sum)
             ----------1---------    ----------2---------    --------3-------    ---------4---------    ---------5--------
-1--2--3--4--5-StatusTests
00000CoveredT1,T2,T3
00001CoveredT5,T7,T66
00010CoveredT5,T46,T13
00100CoveredT4,T5,T6
01000CoveredT5,T13,T14
10000CoveredT5,T13,T14

 LINE       314
 EXPRESSION ((edn_enable_fo[FatalErr] && (sfifo_rescmd_err_sum || sfifo_gencmd_err_sum)) || fatal_loc_events)
             -------------------------------------1-------------------------------------    --------2-------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT4,T5,T6
10CoveredT3,T7,T88

 LINE       314
 SUB-EXPRESSION (edn_enable_fo[FatalErr] && (sfifo_rescmd_err_sum || sfifo_gencmd_err_sum))
                 -----------1-----------    -----------------------2----------------------
-1--2-StatusTests
01CoveredT3,T5,T13
10CoveredT1,T2,T3
11CoveredT3,T5,T7

 LINE       314
 SUB-EXPRESSION (sfifo_rescmd_err_sum || sfifo_gencmd_err_sum)
                 ----------1---------    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT3,T5,T13
10CoveredT5,T7,T13

 LINE       320
 EXPRESSION (((|sfifo_rescmd_err)) || err_code_test_bit[0])
             ----------1----------    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01Not Covered
10CoveredT5,T7,T13

 LINE       322
 EXPRESSION (((|sfifo_gencmd_err)) || err_code_test_bit[1])
             ----------1----------    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01Not Covered
10CoveredT3,T5,T13

 LINE       324
 EXPRESSION (((|edn_ack_sm_err)) || err_code_test_bit[20])
             ---------1---------    ----------2----------
-1--2-StatusTests
00CoveredT1,T2,T3
01Not Covered
10CoveredT4,T5,T6

 LINE       326
 EXPRESSION (edn_main_sm_err || err_code_test_bit[21])
             -------1-------    ----------2----------
-1--2-StatusTests
00CoveredT1,T2,T3
01Not Covered
10CoveredT4,T5,T6

 LINE       328
 EXPRESSION (edn_cntr_err || err_code_test_bit[22])
             ------1-----    ----------2----------
-1--2-StatusTests
00CoveredT1,T2,T3
01Not Covered
10CoveredT4,T5,T6

 LINE       331
 EXPRESSION (sfifo_rescmd_err[2] || sfifo_gencmd_err[2] || err_code_test_bit[28])
             ---------1---------    ---------2---------    ----------3----------
-1--2--3-StatusTests
000CoveredT1,T2,T3
001Not Covered
010CoveredT3,T23,T89
100CoveredT7,T83

 LINE       335
 EXPRESSION (sfifo_rescmd_err[1] || sfifo_gencmd_err[1] || err_code_test_bit[29])
             ---------1---------    ---------2---------    ----------3----------
-1--2--3-StatusTests
000CoveredT1,T2,T3
001Not Covered
010CoveredT85,T86,T87
100CoveredT24,T25,T26

 LINE       339
 EXPRESSION (sfifo_rescmd_err[0] || sfifo_gencmd_err[0] || err_code_test_bit[30])
             ---------1---------    ---------2---------    ----------3----------
-1--2--3-StatusTests
000CoveredT1,T2,T3
001Not Covered
010CoveredT3,T5,T13
100CoveredT5,T13,T14

 LINE       347
 EXPRESSION (edn_enable_fo[ReseedCmdErr] && sfifo_rescmd_err_sum)
             -------------1-------------    ----------2---------
-1--2-StatusTests
01CoveredT5,T13,T24
10CoveredT1,T2,T3
11CoveredT5,T7,T13

 LINE       350
 EXPRESSION (edn_enable_fo[GenCmdErr] && sfifo_gencmd_err_sum)
             ------------1-----------    ----------2---------
-1--2-StatusTests
01CoveredT3,T5,T13
10CoveredT1,T2,T3
11CoveredT3,T5,T13

 LINE       367
 EXPRESSION (edn_enable_fo[FifoWrErr] && fifo_write_err_sum)
             ------------1-----------    ---------2--------
-1--2-StatusTests
01CoveredT3,T23,T89
10CoveredT1,T2,T3
11CoveredT3,T7,T23

 LINE       370
 EXPRESSION (edn_enable_fo[FifoRdErr] && fifo_read_err_sum)
             ------------1-----------    --------2--------
-1--2-StatusTests
01CoveredT24,T25,T26
10CoveredT1,T2,T3
11CoveredT24,T25,T26

 LINE       373
 EXPRESSION (edn_enable_fo[FifoStErr] && fifo_status_err_sum)
             ------------1-----------    ---------2---------
-1--2-StatusTests
01CoveredT3,T5,T13
10CoveredT1,T2,T3
11CoveredT3,T5,T13

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 0) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT1,T2,T3
11Not Covered

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 0)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 1) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10Not Covered
11Not Covered

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 1)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 2) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT46,T63,T45
11CoveredT46,T63,T45

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 2)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT46,T63,T45

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 3) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT90,T57,T28
11CoveredT90,T57,T28

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 3)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT90,T57,T28

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 4) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT4,T44,T21
11CoveredT4,T44,T21

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 4)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT4,T44,T21

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 5) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT44,T46,T65
11CoveredT44,T46,T65

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 5)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT44,T46,T65

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 6) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT91,T92,T93
11CoveredT91,T92,T93

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 6)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT91,T92,T93

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 7) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT63,T27,T94
11CoveredT63,T27,T94

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 7)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT63,T27,T94

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 8) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT43,T53,T28
11CoveredT43,T53,T28

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 8)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT43,T53,T28

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 9) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT2,T4,T20
10CoveredT1,T17,T57
11CoveredT1,T17,T57

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 9)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T17,T57

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 10) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT63,T95,T28
11CoveredT63,T95,T28

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 10)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT63,T95,T28

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 11) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT61,T27,T28
11CoveredT61,T27,T28

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 11)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT61,T27,T28

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 12) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT20,T27,T29
11CoveredT20,T27,T29

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 12)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT20,T27,T29

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 13) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT27,T94,T10
11CoveredT27,T94,T10

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 13)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT27,T94,T10

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 14) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT27,T96,T26
11CoveredT27,T96,T26

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 14)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT27,T96,T26

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 15) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T4,T20
10CoveredT2,T6,T45
11CoveredT2,T6,T45

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 15)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT2,T6,T45

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 16) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT6,T62,T45
11CoveredT6,T62,T45

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 16)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT6,T62,T45

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 17) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT45,T97,T98
11CoveredT45,T97,T98

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 17)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT45,T97,T98

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 18) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT99,T100,T101
11CoveredT99,T100,T101

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 18)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT99,T100,T101

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 19) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT4,T30,T28
11CoveredT4,T30,T28

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 19)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT4,T30,T28

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 20) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10Not Covered
11Not Covered

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 20)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 21) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10Not Covered
11Not Covered

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 21)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 22) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10Not Covered
11Not Covered

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 22)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 23) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT27,T29,T91
11CoveredT27,T29,T91

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 23)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT27,T29,T91

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 24) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT44,T27,T28
11CoveredT44,T27,T28

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 24)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT44,T27,T28

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 25) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT44,T27,T28
11CoveredT44,T27,T28

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 25)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT44,T27,T28

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 26) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT8,T39,T37
11CoveredT8,T39,T37

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 26)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T39,T37

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 27) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT63,T45,T27
11CoveredT63,T45,T27

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 27)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT63,T45,T27

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 28) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10Not Covered
11Not Covered

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 28)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 29) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10Not Covered
11Not Covered

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 29)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       378
 EXPRESSION ((reg2hw.err_code_test.q == 30) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T2,T4
10Not Covered
11Not Covered

 LINE       378
 SUB-EXPRESSION (reg2hw.err_code_test.q == 30)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       382
 EXPRESSION (edn_enable_fo[CsrngAckErr] && csrng_cmd_i.csrng_rsp_ack && (csrng_cmd_i.csrng_rsp_sts != CMD_STS_SUCCESS))
             -------------1------------    ------------2------------    -----------------------3----------------------
-1--2--3-StatusTests
011CoveredT1,T8,T74
101Not Covered
110CoveredT1,T2,T3
111CoveredT1,T20,T8

 LINE       382
 SUB-EXPRESSION (csrng_cmd_i.csrng_rsp_sts != CMD_STS_SUCCESS)
                -----------------------1----------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T20,T8

 LINE       388
 EXPRESSION (edn_bus_cmp_alert || cmd_fifo_rst_pfa || auto_req_mode_pfa || boot_req_mode_pfa || edn_enable_pfa || csrng_ack_err)
             --------1--------    --------2-------    --------3--------    --------4--------    -------5------    ------6------
-1--2--3--4--5--6-StatusTests
000000CoveredT1,T2,T3
000001CoveredT1,T20,T8
000010CoveredT1,T20,T73
000100CoveredT40,T36,T97
001000CoveredT9,T39,T99
010000CoveredT8,T102,T77
100000CoveredT1,T20,T8

 LINE       407
 EXPRESSION (event_edn_fatal_err || sfifo_rescmd_int_err || sfifo_gencmd_int_err)
             ---------1---------    ----------2---------    ----------3---------
-1--2--3-StatusTests
000CoveredT1,T2,T3
001Not Covered
010Not Covered
100CoveredT3,T4,T5

 LINE       410
 SUB-EXPRESSION (reg2hw.alert_test.recov_alert.q && reg2hw.alert_test.recov_alert.qe)
                 ---------------1---------------    ----------------2---------------
-1--2-StatusTests
01CoveredT56,T58,T59
10CoveredT1,T2,T3
11CoveredT56,T58,T59

 LINE       414
 SUB-EXPRESSION (reg2hw.alert_test.fatal_alert.q && reg2hw.alert_test.fatal_alert.qe)
                 ---------------1---------------    ----------------2---------------
-1--2-StatusTests
01CoveredT56,T58,T59
10CoveredT1,T2,T3
11CoveredT56,T58,T59

 LINE       490
 EXPRESSION (reg2hw.sw_cmd_req.qe && cmd_reg_rdy_q)
             ----------1---------    ------2------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT15,T16,T17
11CoveredT1,T2,T3

 LINE       502
 EXPRESSION (cs_cmd_req_vld_out_q && send_cs_cmd_gated)
             ----------1---------    --------2--------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T19
11CoveredT1,T2,T3

 LINE       503
 EXPRESSION (cs_cmd_req_vld_out_q && send_gencmd_gated)
             ----------1---------    --------2--------
-1--2-StatusTests
01CoveredT8,T9,T6
10CoveredT1,T2,T3
11CoveredT8,T6,T7

 LINE       504
 EXPRESSION (cs_cmd_req_vld_out_q && send_rescmd_gated)
             ----------1---------    --------2--------
-1--2-StatusTests
01CoveredT8,T6,T15
10CoveredT1,T2,T3
11CoveredT15,T16,T17

 LINE       507
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[CsrngCmdReq])) ? '0 : (boot_wr_ins_cmd ? boot_ins_cmd : (boot_wr_gen_cmd ? boot_gen_cmd : (boot_wr_uni_cmd ? 32'b00000000000000000000000000000101 : (sw_cmd_req_load ? sw_cmd_req_bus : cs_cmd_req_q)))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       507
 SUB-EXPRESSION 
 Number  Term
      1  boot_wr_ins_cmd ? boot_ins_cmd : (boot_wr_gen_cmd ? boot_gen_cmd : (boot_wr_uni_cmd ? 32'b00000000000000000000000000000101 : (sw_cmd_req_load ? sw_cmd_req_bus : cs_cmd_req_q))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T19,T20

 LINE       507
 SUB-EXPRESSION (boot_wr_gen_cmd ? boot_gen_cmd : (boot_wr_uni_cmd ? 32'b00000000000000000000000000000101 : (sw_cmd_req_load ? sw_cmd_req_bus : cs_cmd_req_q)))
                 -------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT19,T9,T31

 LINE       507
 SUB-EXPRESSION (boot_wr_uni_cmd ? 32'b00000000000000000000000000000101 : (sw_cmd_req_load ? sw_cmd_req_bus : cs_cmd_req_q))
                 -------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT9,T31,T43

 LINE       507
 SUB-EXPRESSION (sw_cmd_req_load ? sw_cmd_req_bus : cs_cmd_req_q)
                 -------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       516
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[CsrngCmdReqValid])) ? '0 : (cs_cmd_handshake ? '0 : ((sw_cmd_req_load || boot_wr_ins_cmd || boot_wr_gen_cmd || boot_wr_uni_cmd) ? 1'b1 : cs_cmd_req_vld_q)))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       516
 SUB-EXPRESSION (cs_cmd_handshake ? '0 : ((sw_cmd_req_load || boot_wr_ins_cmd || boot_wr_gen_cmd || boot_wr_uni_cmd) ? 1'b1 : cs_cmd_req_vld_q))
                 --------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       516
 SUB-EXPRESSION ((sw_cmd_req_load || boot_wr_ins_cmd || boot_wr_gen_cmd || boot_wr_uni_cmd) ? 1'b1 : cs_cmd_req_vld_q)
                 -------------------------------------1------------------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       516
 SUB-EXPRESSION (sw_cmd_req_load || boot_wr_ins_cmd || boot_wr_gen_cmd || boot_wr_uni_cmd)
                 -------1-------    -------2-------    -------3-------    -------4-------
-1--2--3--4-StatusTests
0000CoveredT1,T2,T3
0001CoveredT9,T31,T43
0010CoveredT19,T9,T31
0100CoveredT1,T19,T20
1000CoveredT1,T2,T3

 LINE       523
 EXPRESSION (cs_cmd_req_vld_q && csrng_cmd_i.csrng_req_ready)
             --------1-------    -------------2-------------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       527
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[CsrngCmdReqOut])) ? '0 : ((send_rescmd || capt_rescmd_fifo_cnt) ? (sfifo_rescmd_pop ? sfifo_rescmd_rdata : cs_cmd_req_out_q) : ((send_gencmd || capt_gencmd_fifo_cnt) ? (sfifo_gencmd_pop ? sfifo_gencmd_rdata : cs_cmd_req_out_q) : ((cs_cmd_req_vld_q && ((!cs_cmd_handshake))) ? cs_cmd_req_q : cs_cmd_req_out_q))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       527
 SUB-EXPRESSION 
 Number  Term
      1  (send_rescmd || capt_rescmd_fifo_cnt) ? (sfifo_rescmd_pop ? sfifo_rescmd_rdata : cs_cmd_req_out_q) : ((send_gencmd || capt_gencmd_fifo_cnt) ? (sfifo_gencmd_pop ? sfifo_gencmd_rdata : cs_cmd_req_out_q) : ((cs_cmd_req_vld_q && ((!cs_cmd_handshake))) ? cs_cmd_req_q : cs_cmd_req_out_q)))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T6,T15

 LINE       527
 SUB-EXPRESSION (send_rescmd || capt_rescmd_fifo_cnt)
                 -----1-----    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT8,T6,T15
10CoveredT15,T16,T17

 LINE       527
 SUB-EXPRESSION (sfifo_rescmd_pop ? sfifo_rescmd_rdata : cs_cmd_req_out_q)
                 --------1-------
-1-StatusTests
0CoveredT15,T16,T17
1CoveredT8,T6,T15

 LINE       527
 SUB-EXPRESSION 
 Number  Term
      1  (send_gencmd || capt_gencmd_fifo_cnt) ? (sfifo_gencmd_pop ? sfifo_gencmd_rdata : cs_cmd_req_out_q) : ((cs_cmd_req_vld_q && ((!cs_cmd_handshake))) ? cs_cmd_req_q : cs_cmd_req_out_q))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T9,T6

 LINE       527
 SUB-EXPRESSION (send_gencmd || capt_gencmd_fifo_cnt)
                 -----1-----    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT8,T9,T6
10CoveredT8,T6,T7

 LINE       527
 SUB-EXPRESSION (sfifo_gencmd_pop ? sfifo_gencmd_rdata : cs_cmd_req_out_q)
                 --------1-------
-1-StatusTests
0CoveredT8,T6,T7
1CoveredT8,T9,T6

 LINE       527
 SUB-EXPRESSION ((cs_cmd_req_vld_q && ((!cs_cmd_handshake))) ? cs_cmd_req_q : cs_cmd_req_out_q)
                 ---------------------1---------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       527
 SUB-EXPRESSION (cs_cmd_req_vld_q && ((!cs_cmd_handshake)))
                 --------1-------    ----------2----------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       543
 EXPRESSION (((!edn_enable_fo[CsrngCmdReqValidOut])) ? 1'b0 : ((cs_cmd_req_vld_hold_q || cs_cmd_req_vld_out_q) && ((!csrng_cmd_i.csrng_req_ready))))
             -------------------1-------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       543
 SUB-EXPRESSION ((cs_cmd_req_vld_hold_q || cs_cmd_req_vld_out_q) && ((!csrng_cmd_i.csrng_req_ready)))
                 -----------------------1-----------------------    ----------------2---------------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T19

 LINE       543
 SUB-EXPRESSION (cs_cmd_req_vld_hold_q || cs_cmd_req_vld_out_q)
                 ----------1----------    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT1,T2,T3
10CoveredT103,T104,T105

 LINE       550
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[CsrngCmdReqValidOut])) ? '0 : (cmd_sent ? '0 : ((send_rescmd || capt_rescmd_fifo_cnt) ? 1'b1 : ((send_gencmd || capt_gencmd_fifo_cnt) ? 1'b1 : (cs_cmd_req_vld_q && ((!cs_cmd_handshake)))))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       550
 SUB-EXPRESSION 
 Number  Term
      1  cmd_sent ? '0 : ((send_rescmd || capt_rescmd_fifo_cnt) ? 1'b1 : ((send_gencmd || capt_gencmd_fifo_cnt) ? 1'b1 : (cs_cmd_req_vld_q && ((!cs_cmd_handshake))))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T6,T7

 LINE       550
 SUB-EXPRESSION ((send_rescmd || capt_rescmd_fifo_cnt) ? 1'b1 : ((send_gencmd || capt_gencmd_fifo_cnt) ? 1'b1 : (cs_cmd_req_vld_q && ((!cs_cmd_handshake)))))
                 ------------------1------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T6,T15

 LINE       550
 SUB-EXPRESSION (send_rescmd || capt_rescmd_fifo_cnt)
                 -----1-----    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT8,T6,T15
10CoveredT15,T16,T17

 LINE       550
 SUB-EXPRESSION ((send_gencmd || capt_gencmd_fifo_cnt) ? 1'b1 : (cs_cmd_req_vld_q && ((!cs_cmd_handshake))))
                 ------------------1------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T9,T6

 LINE       550
 SUB-EXPRESSION (send_gencmd || capt_gencmd_fifo_cnt)
                 -----1-----    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT8,T9,T6
10CoveredT6,T7,T15

 LINE       550
 SUB-EXPRESSION (cs_cmd_req_vld_q && ((!cs_cmd_handshake)))
                 --------1-------    ----------2----------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       558
 EXPRESSION ((cs_cmd_req_vld_out_q && ((!reject_csrng_entropy))) || cs_cmd_req_vld_hold_q)
             -------------------------1-------------------------    ----------2----------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT36,T92,T106
10CoveredT1,T2,T3

 LINE       558
 SUB-EXPRESSION (cs_cmd_req_vld_out_q && ((!reject_csrng_entropy)))
                 ----------1---------    ------------2------------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T20,T36
11CoveredT1,T2,T3

 LINE       566
 EXPRESSION (((!sw_cmd_req_load)) && cmd_rdy_d && cmd_reg_rdy_d)
             ----------1---------    ----2----    ------3------
-1--2--3-StatusTests
011Not Covered
101CoveredT1,T2,T3
110CoveredT1,T8,T9
111CoveredT1,T2,T3

 LINE       570
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[SwCmdSts])) ? 1'b0 : (((!sw_cmd_mode)) ? 1'b0 : (reject_csrng_entropy ? 1'b0 : (sw_cmd_req_load ? 1'b0 : (accept_sw_cmds_pulse ? 1'b1 : (csrng_cmd_i.csrng_rsp_ack ? 1'b1 : cmd_rdy_q))))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       570
 SUB-EXPRESSION 
 Number  Term
      1  ((!sw_cmd_mode)) ? 1'b0 : (reject_csrng_entropy ? 1'b0 : (sw_cmd_req_load ? 1'b0 : (accept_sw_cmds_pulse ? 1'b1 : (csrng_cmd_i.csrng_rsp_ack ? 1'b1 : cmd_rdy_q)))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T4,T5

 LINE       570
 SUB-EXPRESSION (reject_csrng_entropy ? 1'b0 : (sw_cmd_req_load ? 1'b0 : (accept_sw_cmds_pulse ? 1'b1 : (csrng_cmd_i.csrng_rsp_ack ? 1'b1 : cmd_rdy_q))))
                 ----------1---------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       570
 SUB-EXPRESSION (sw_cmd_req_load ? 1'b0 : (accept_sw_cmds_pulse ? 1'b1 : (csrng_cmd_i.csrng_rsp_ack ? 1'b1 : cmd_rdy_q)))
                 -------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       570
 SUB-EXPRESSION (accept_sw_cmds_pulse ? 1'b1 : (csrng_cmd_i.csrng_rsp_ack ? 1'b1 : cmd_rdy_q))
                 ----------1---------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       570
 SUB-EXPRESSION (csrng_cmd_i.csrng_rsp_ack ? 1'b1 : cmd_rdy_q)
                 ------------1------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       582
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[SwCmdSts])) ? 1'b0 : (((!sw_cmd_mode)) ? 1'b0 : (reject_csrng_entropy ? 1'b0 : (sw_cmd_req_load ? 1'b0 : (accept_sw_cmds_pulse ? 1'b1 : (cs_cmd_handshake ? 1'b1 : cmd_reg_rdy_q))))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       582
 SUB-EXPRESSION 
 Number  Term
      1  ((!sw_cmd_mode)) ? 1'b0 : (reject_csrng_entropy ? 1'b0 : (sw_cmd_req_load ? 1'b0 : (accept_sw_cmds_pulse ? 1'b1 : (cs_cmd_handshake ? 1'b1 : cmd_reg_rdy_q)))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T4,T5

 LINE       582
 SUB-EXPRESSION (reject_csrng_entropy ? 1'b0 : (sw_cmd_req_load ? 1'b0 : (accept_sw_cmds_pulse ? 1'b1 : (cs_cmd_handshake ? 1'b1 : cmd_reg_rdy_q))))
                 ----------1---------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       582
 SUB-EXPRESSION (sw_cmd_req_load ? 1'b0 : (accept_sw_cmds_pulse ? 1'b1 : (cs_cmd_handshake ? 1'b1 : cmd_reg_rdy_q)))
                 -------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       582
 SUB-EXPRESSION (accept_sw_cmds_pulse ? 1'b1 : (cs_cmd_handshake ? 1'b1 : cmd_reg_rdy_q))
                 ----------1---------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       582
 SUB-EXPRESSION (cs_cmd_handshake ? 1'b1 : cmd_reg_rdy_q)
                 --------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       594
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[SwCmdSts])) ? CMD_STS_SUCCESS : ((csrng_cmd_i.csrng_rsp_ack && sw_cmd_mode && ((!reject_csrng_entropy))) ? csrng_cmd_i.csrng_rsp_sts : csrng_cmd_sts_q))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       594
 SUB-EXPRESSION ((csrng_cmd_i.csrng_rsp_ack && sw_cmd_mode && ((!reject_csrng_entropy))) ? csrng_cmd_i.csrng_rsp_sts : csrng_cmd_sts_q)
                 -----------------------------------1-----------------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       594
 SUB-EXPRESSION (csrng_cmd_i.csrng_rsp_ack && sw_cmd_mode && ((!reject_csrng_entropy)))
                 ------------1------------    -----2-----    ------------3------------
-1--2--3-StatusTests
011CoveredT1,T2,T3
101CoveredT1,T19,T20
110Not Covered
111CoveredT1,T2,T3

 LINE       603
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[SwCmdSts])) ? 1'b0 : (sw_cmd_req_load ? 1'b0 : ((csrng_cmd_i.csrng_rsp_ack && sw_cmd_mode && ((!reject_csrng_entropy))) ? 1'b1 : csrng_sw_cmd_ack_q)))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       603
 SUB-EXPRESSION (sw_cmd_req_load ? 1'b0 : ((csrng_cmd_i.csrng_rsp_ack && sw_cmd_mode && ((!reject_csrng_entropy))) ? 1'b1 : csrng_sw_cmd_ack_q))
                 -------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       603
 SUB-EXPRESSION ((csrng_cmd_i.csrng_rsp_ack && sw_cmd_mode && ((!reject_csrng_entropy))) ? 1'b1 : csrng_sw_cmd_ack_q)
                 -----------------------------------1-----------------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       603
 SUB-EXPRESSION (csrng_cmd_i.csrng_rsp_ack && sw_cmd_mode && ((!reject_csrng_entropy)))
                 ------------1------------    -----2-----    ------------3------------
-1--2--3-StatusTests
011CoveredT1,T2,T3
101CoveredT1,T19,T20
110Not Covered
111CoveredT1,T2,T3

 LINE       612
 EXPRESSION (edn_main_sm_state == Idle)
            -------------1-------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       613
 EXPRESSION (((!sw_cmd_mode)) && csrng_cmd_o.csrng_req_valid && csrng_cmd_i.csrng_req_ready)
             --------1-------    -------------2-------------    -------------3-------------
-1--2--3-StatusTests
011CoveredT1,T2,T3
101CoveredT1,T2,T3
110CoveredT19,T9,T6
111CoveredT19,T8,T9

 LINE       615
 EXPRESSION (cs_hw_cmd_handshake && ((send_rescmd || capt_rescmd_fifo_cnt || send_gencmd || capt_gencmd_fifo_cnt) ? cmd_hdr_busy_q : 1'b1))
             ---------1---------    ---------------------------------------------------2--------------------------------------------------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT7,T15,T16
11CoveredT19,T8,T9

 LINE       615
 SUB-EXPRESSION ((send_rescmd || capt_rescmd_fifo_cnt || send_gencmd || capt_gencmd_fifo_cnt) ? cmd_hdr_busy_q : 1'b1)
                 --------------------------------------1-------------------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T9,T6

 LINE       615
 SUB-EXPRESSION (send_rescmd || capt_rescmd_fifo_cnt || send_gencmd || capt_gencmd_fifo_cnt)
                 -----1-----    ----------2---------    -----3-----    ----------4---------
-1--2--3--4-StatusTests
0000CoveredT1,T2,T3
0001CoveredT8,T9,T6
0010CoveredT8,T6,T7
0100CoveredT8,T6,T15
1000CoveredT15,T16,T17

 LINE       622
 EXPRESSION ((main_sm_done_pulse || main_sm_idle) ? 1'b0 : ((boot_send_ins_cmd && cs_hw_cmd_handshake) ? 1'b1 : boot_mode_q))
             ------------------1-----------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       622
 SUB-EXPRESSION (main_sm_done_pulse || main_sm_idle)
                 ---------1--------    ------2-----
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT1,T2,T3
10CoveredT1,T3,T4

 LINE       622
 SUB-EXPRESSION ((boot_send_ins_cmd && cs_hw_cmd_handshake) ? 1'b1 : boot_mode_q)
                 ---------------------1--------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT19,T9,T31

 LINE       622
 SUB-EXPRESSION (boot_send_ins_cmd && cs_hw_cmd_handshake)
                 --------1--------    ---------2---------
-1--2-StatusTests
01CoveredT19,T8,T9
10CoveredT1,T19,T20
11CoveredT19,T9,T31

 LINE       630
 EXPRESSION ((main_sm_done_pulse || main_sm_idle) ? 1'b0 : ((auto_req_mode_busy && cs_hw_cmd_handshake) ? 1'b1 : auto_mode_q))
             ------------------1-----------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       630
 SUB-EXPRESSION (main_sm_done_pulse || main_sm_idle)
                 ---------1--------    ------2-----
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT1,T2,T3
10CoveredT1,T3,T4

 LINE       630
 SUB-EXPRESSION ((auto_req_mode_busy && cs_hw_cmd_handshake) ? 1'b1 : auto_mode_q)
                 ---------------------1---------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T6,T7

 LINE       630
 SUB-EXPRESSION (auto_req_mode_busy && cs_hw_cmd_handshake)
                 ---------1--------    ---------2---------
-1--2-StatusTests
01CoveredT19,T9,T31
10CoveredT8,T9,T6
11CoveredT8,T6,T7

 LINE       638
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[HwCmdSts])) ? CMD_STS_SUCCESS : ((csrng_cmd_i.csrng_rsp_ack && ((!sw_cmd_mode)) && ((!reject_csrng_entropy))) ? csrng_cmd_i.csrng_rsp_sts : (reject_csrng_entropy ? csrng_hw_cmd_sts_q : (cs_hw_cmd_handshake ? CMD_STS_SUCCESS : csrng_hw_cmd_sts_q))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       638
 SUB-EXPRESSION 
 Number  Term
      1  (csrng_cmd_i.csrng_rsp_ack && ((!sw_cmd_mode)) && ((!reject_csrng_entropy))) ? csrng_cmd_i.csrng_rsp_sts : (reject_csrng_entropy ? csrng_hw_cmd_sts_q : (cs_hw_cmd_handshake ? CMD_STS_SUCCESS : csrng_hw_cmd_sts_q)))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T19,T20

 LINE       638
 SUB-EXPRESSION (csrng_cmd_i.csrng_rsp_ack && ((!sw_cmd_mode)) && ((!reject_csrng_entropy)))
                 ------------1------------    --------2-------    ------------3------------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT1,T2,T3
110CoveredT1,T20,T8
111CoveredT1,T19,T20

 LINE       638
 SUB-EXPRESSION (reject_csrng_entropy ? csrng_hw_cmd_sts_q : (cs_hw_cmd_handshake ? CMD_STS_SUCCESS : csrng_hw_cmd_sts_q))
                 ----------1---------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T20,T8

 LINE       638
 SUB-EXPRESSION (cs_hw_cmd_handshake ? CMD_STS_SUCCESS : csrng_hw_cmd_sts_q)
                 ---------1---------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT19,T8,T9

 LINE       650
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[HwCmdSts])) ? 1'b0 : ((csrng_cmd_i.csrng_rsp_ack && ((!sw_cmd_mode)) && ((!reject_csrng_entropy))) ? 1'b1 : (reject_csrng_entropy ? csrng_hw_cmd_ack_q : (cs_hw_cmd_handshake ? 1'b0 : csrng_hw_cmd_ack_q))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       650
 SUB-EXPRESSION 
 Number  Term
      1  (csrng_cmd_i.csrng_rsp_ack && ((!sw_cmd_mode)) && ((!reject_csrng_entropy))) ? 1'b1 : (reject_csrng_entropy ? csrng_hw_cmd_ack_q : (cs_hw_cmd_handshake ? 1'b0 : csrng_hw_cmd_ack_q)))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T19,T20

 LINE       650
 SUB-EXPRESSION (csrng_cmd_i.csrng_rsp_ack && ((!sw_cmd_mode)) && ((!reject_csrng_entropy)))
                 ------------1------------    --------2-------    ------------3------------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT1,T2,T3
110CoveredT1,T20,T8
111CoveredT1,T19,T20

 LINE       650
 SUB-EXPRESSION (reject_csrng_entropy ? csrng_hw_cmd_ack_q : (cs_hw_cmd_handshake ? 1'b0 : csrng_hw_cmd_ack_q))
                 ----------1---------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T20,T8

 LINE       650
 SUB-EXPRESSION (cs_hw_cmd_handshake ? 1'b0 : csrng_hw_cmd_ack_q)
                 ---------1---------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT19,T8,T9

 LINE       661
 EXPRESSION (((!edn_enable_fo[HwCmdSts])) ? ({1'b0, INV}) : (reject_csrng_entropy ? cmd_type_q : (cs_hw_cmd_handshake_1st ? cs_cmd_req_out_q[3:0] : cmd_type_q)))
             --------------1-------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       661
 SUB-EXPRESSION (reject_csrng_entropy ? cmd_type_q : (cs_hw_cmd_handshake_1st ? cs_cmd_req_out_q[3:0] : cmd_type_q))
                 ----------1---------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T20,T8

 LINE       661
 SUB-EXPRESSION (cs_hw_cmd_handshake_1st ? cs_cmd_req_out_q[3:0] : cmd_type_q)
                 -----------1-----------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT19,T8,T9

 LINE       690
 EXPRESSION ((send_rescmd || capt_rescmd_fifo_cnt) && csrng_cmd_i.csrng_req_ready)
             ------------------1------------------    -------------2-------------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT8,T6,T15
11CoveredT8,T6,T15

 LINE       690
 SUB-EXPRESSION (send_rescmd || capt_rescmd_fifo_cnt)
                 -----1-----    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT8,T6,T15
10CoveredT15,T16,T17

 LINE       692
 EXPRESSION (rescmd_handshake ? 1'b1 : reseed_cmd_load)
             --------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT15,T16,T17

 LINE       696
 EXPRESSION (auto_req_mode_busy ? cs_cmd_req_out_q : reseed_cmd_bus)
             ---------1--------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T9,T6

 LINE       700
 EXPRESSION ((rescmd_handshake && ((!cmd_sent))) || capt_rescmd_fifo_cnt)
             -----------------1-----------------    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT8,T6,T15
10CoveredT15,T16,T17

 LINE       700
 SUB-EXPRESSION (rescmd_handshake && ((!cmd_sent)))
                 --------1-------    ------2------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT15,T16,T17
11CoveredT15,T16,T17
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%