Group : tb.dut.u_edn_cov_if::edn_alert_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : tb.dut.u_edn_cov_if::edn_alert_cg
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
83.33 83.33 1 100 1 1 64 64


Source File(s) :
/workspaces/repo/scratch/os_regression_2024_08_24/edn-sim-vcs/default/sim-vcs/../src/lowrisc_dv_edn_cov_0/edn_cov_if.sv

1 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
edn_alert_cg 83.33 1 100 1 64 64




Group Instance : edn_alert_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
83.33 1 100 1 64 64




Summary for Group Instance edn_alert_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 6 1 5 83.33


Variables for Group Instance edn_alert_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_recov_alert_cg 6 1 5 83.33 100 1 1 0


Summary for Variable cp_recov_alert_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 6 1 5 83.33


Automatically Generated Bins for cp_recov_alert_cg

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
auto[csrng_ack_err] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[edn_enable_field_alert] 53 1 T28 1 T76 1 T127 1
auto[boot_req_mode_field_alert] 46 1 T29 1 T126 1 T79 1
auto[auto_req_mode_field_alert] 49 1 T24 1 T81 1 T128 1
auto[cmd_fifo_rst_field_alert] 50 1 T100 1 T117 1 T83 1
auto[edn_bus_cmp_alert] 198 1 T24 1 T28 1 T29 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%