Group : tb.dut.u_edn_cov_if::edn_hw_cmd_sts_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : tb.dut.u_edn_cov_if::edn_hw_cmd_sts_cg
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
95.24 95.24 1 100 1 1 64 64


Source File(s) :
/workspaces/repo/scratch/os_regression_2024_10_02/edn-sim-vcs/default/sim-vcs/../src/lowrisc_dv_edn_cov_0/edn_cov_if.sv

1 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
edn_hw_cmd_sts_cg 95.24 1 100 1 64 64



Group Instance : edn_hw_cmd_sts_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
95.24 1 100 1 64 64



Summary for Group Instance edn_hw_cmd_sts_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 16 1 15 93.75
Crosses 5 0 5 100.00


Variables for Group Instance edn_hw_cmd_sts_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_acmd 4 0 4 100.00 100 1 1 0
cp_auto_mode 2 0 2 100.00 100 1 1 0
cp_boot_mode 2 0 2 100.00 100 1 1 0
cp_cmd_ack 2 0 2 100.00 100 1 1 0
cp_cmd_sts 6 1 5 83.33 100 1 1 0


Crosses for Group Instance edn_hw_cmd_sts_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_acmd_boot_mode 3 0 3 100.00 100 1 1 0
cr_acmd_auto_mode 2 0 2 100.00 100 1 1 0


Summary for Variable cp_acmd

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 4 0 4 100.00


Automatically Generated Bins for cp_acmd

Excluded/Illegal bins
NAMECOUNTSTATUS
auto[INV] 0 Excluded
auto[UPD] 0 Excluded
auto[GENB] 0 Excluded
auto[GENU] 0 Excluded
unused 0 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[INS] 63 1 T30 2 T76 1 T132 2
auto[RES] 20 1 T310 1 T174 1 T311 1
auto[GEN] 91 1 T9 1 T31 1 T57 1
auto[UNI] 2 1 T130 1 T312 1 - -


Summary for Variable cp_auto_mode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for cp_auto_mode

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
not_auto_mode 342 1 T9 1 T30 2 T31 1
auto_mode 58 1 T9 1 T31 1 T57 1


Summary for Variable cp_boot_mode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for cp_boot_mode

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
not_boot_mode 282 1 T9 2 T31 2 T57 2
boot_mode 118 1 T30 2 T64 1 T45 1


Summary for Variable cp_cmd_ack

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for cp_cmd_ack

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
no_ack 202 1 T9 1 T30 1 T31 1
ack 198 1 T9 1 T30 1 T31 1


Summary for Variable cp_cmd_sts

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 6 1 5 83.33


Automatically Generated Bins for cp_cmd_sts

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
auto[CMD_STS_UNDRIVEN] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[CMD_STS_SUCCESS] 205 1 T9 1 T30 1 T31 1
auto[CMD_STS_INVALID_ACMD] 49 1 T64 1 T76 1 T132 1
auto[CMD_STS_INVALID_GEN_CMD] 42 1 T96 2 T131 1 T203 1
auto[CMD_STS_INVALID_CMD_SEQ] 57 1 T57 1 T45 1 T81 1
auto[CMD_STS_RESEED_CNT_EXCEEDED] 47 1 T9 1 T30 1 T31 1


Summary for Cross cr_acmd_boot_mode

Samples crossed: cp_acmd cp_boot_mode
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 3 0 3 100.00
Automatically Generated Cross Bins 3 0 3 100.00
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for cr_acmd_boot_mode

Excluded/Illegal bins
cp_acmdcp_boot_modeCOUNTSTATUS
[auto[INV]] [not_boot_mode , boot_mode] -- Excluded (2 bins)
[auto[UPD]] [not_boot_mode , boot_mode] -- Excluded (2 bins)
[auto[GENB] , auto[GENU]] [not_boot_mode , boot_mode] -- Excluded (4 bins)


Covered bins
cp_acmdcp_boot_modeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[INS] boot_mode 63 1 T30 2 T76 1 T132 2
auto[GEN] boot_mode 53 1 T64 1 T45 1 T76 1
auto[UNI] boot_mode 2 1 T130 1 T312 1 - -


User Defined Cross Bins for cr_acmd_boot_mode

Excluded/Illegal bins
NAMECOUNTSTATUS
not_boot_mode 0 Excluded
not_valid_boot_commands 0 Excluded


Summary for Cross cr_acmd_auto_mode

Samples crossed: cp_acmd cp_auto_mode
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 2 0 2 100.00
Automatically Generated Cross Bins 2 0 2 100.00
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for cr_acmd_auto_mode

Excluded/Illegal bins
cp_acmdcp_auto_modeCOUNTSTATUS
[auto[INV]] [not_auto_mode , auto_mode] -- Excluded (2 bins)
[auto[UPD]] [not_auto_mode , auto_mode] -- Excluded (2 bins)
[auto[GENB] , auto[GENU]] [not_auto_mode , auto_mode] -- Excluded (4 bins)


Covered bins
cp_acmdcp_auto_modeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[RES] auto_mode 20 1 T310 1 T174 1 T311 1
auto[GEN] auto_mode 38 1 T9 1 T31 1 T57 1


User Defined Cross Bins for cr_acmd_auto_mode

Excluded/Illegal bins
NAMECOUNTSTATUS
not_auto_mode 0 Excluded
not_valid_boot_commands 0 Excluded

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%