Unified Coverage Report :: Module :: prim_edge_detector

Module : prim_edge_detector

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00			100.00

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_10_02/edn-sim-vcs/default/sim-vcs/../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_edn_core.u_prim_edge_detector_recov_alert	100.00	100.00	100.00			100.00

---

Module Instance : tb.dut.u_edn_core.u_prim_edge_detector_recov_alert

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
97.31	100.00	91.03			98.23	100.00	u_edn_core

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Since this is the module's only instance, the coverage report is the same as for the module.

Line Coverage for Module : prim_edge_detector

	Line No.	Total	Covered	Percent
TOTAL		7	7	100.00
CONT_ASSIGN	42	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
ALWAYS	48	3	3	100.00
CONT_ASSIGN	52	1	1	100.00
CONT_ASSIGN	53	1	1	100.00

41                        else begin : g_nosync
42         1/1              assign q_sync_d = d_i;
           Tests:       T1 T2 T3 
43                        end : g_nosync
44                      
45         1/1            assign q_sync_o = q_sync_d;
           Tests:       T1 T2 T3 
46                      
47                        always_ff @(posedge clk_i or negedge rst_ni) begin
48         2/2              if (!rst_ni) q_sync_q <= ResetValue;
           Tests:       T1 T2 T3  | T1 T2 T3 
49         1/1              else         q_sync_q <= q_sync_d;
           Tests:       T1 T2 T3 
50                        end
51                      
52         1/1            assign q_posedge_pulse_o = q_sync_d & ~q_sync_q;
           Tests:       T1 T2 T3 
53         1/1            assign q_negedge_pulse_o = ~q_sync_d & q_sync_q;
           Tests:       T1 T2 T3 

---

Cond Coverage for Module : prim_edge_detector

	Total	Covered	Percent
Conditions	6	6	100.00
Logical	6	6	100.00
Non-Logical	0	0
Event	0	0

 LINE       52
 EXPRESSION (q_sync_d & ((~q_sync_q)))
             ----1---   ------2------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T9,T30,T31
1	1	Covered	T9,T30,T31

 LINE       53
 EXPRESSION (((~q_sync_d)) & q_sync_q)
             ------1------   ----2---

-1-	-2-	Status	Tests
0	1	Covered	T9,T30,T31
1	0	Covered	T1,T2,T3
1	1	Covered	T9,T30,T31

---

Branch Coverage for Module : prim_edge_detector

	Line No.	Total	Covered	Percent
Branches		2	2	100.00
IF	48	2	2	100.00

48             if (!rst_ni) q_sync_q <= ResetValue;
               -1-  
               ==>
49             else         q_sync_q <= q_sync_d;
               ==>

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3