Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : prim_fifo_sync
SCORELINECONDTOGGLEFSMBRANCHASSERT
94.64 100.00 78.57 100.00 100.00

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_10_11/edn-sim-vcs/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_edn_core.u_prim_fifo_sync_rescmd 92.86 100.00 71.43 100.00 100.00
tb.dut.u_edn_core.u_prim_fifo_sync_gencmd 94.64 100.00 78.57 100.00 100.00


Module Instance : tb.dut.u_edn_core.u_prim_fifo_sync_rescmd

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
92.86 100.00 71.43 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
97.84 100.00 89.19 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
97.28 100.00 90.88 98.23 100.00 u_edn_core


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
gen_normal_fifo.u_fifo_cnt 100.00 100.00 100.00 100.00 100.00


Module Instance : tb.dut.u_edn_core.u_prim_fifo_sync_gencmd

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
94.64 100.00 78.57 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
98.38 100.00 91.89 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
97.28 100.00 90.88 98.23 100.00 u_edn_core


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
gen_normal_fifo.u_fifo_cnt 100.00 100.00 100.00 100.00 100.00

Line Coverage for Module : prim_fifo_sync
Line No.TotalCoveredPercent
TOTAL1414100.00
ALWAYS6944100.00
CONT_ASSIGN8111100.00
CONT_ASSIGN8211100.00
CONT_ASSIGN10011100.00
CONT_ASSIGN10111100.00
CONT_ASSIGN12011100.00
ALWAYS12322100.00
CONT_ASSIGN13311100.00
CONT_ASSIGN13411100.00
CONT_ASSIGN14011100.00


68                          always_ff @(posedge clk_i or negedge rst_ni) begin
69         1/1                if (!rst_ni) begin
           Tests:       T1 T2 T3 
70         1/1                  under_rst <= 1'b1;
           Tests:       T1 T2 T3 
71         1/1                end else if (under_rst) begin
           Tests:       T1 T2 T3 
72         1/1                  under_rst <= ~under_rst;
           Tests:       T1 T2 T3 
73                            end
                        MISSING_ELSE
74                          end
75                      
76                          logic empty;
77                      
78                          // full and not ready for write are two different concepts.
79                          // The latter can be '0' when under reset, while the former is an indication that no more
80                          // entries can be written.
81         1/1              assign wready_o = ~full_o & ~under_rst;
           Tests:       T1 T2 T3 
82         1/1              assign rvalid_o = ~empty & ~under_rst;
           Tests:       T1 T2 T3 
83                      
84                          prim_fifo_sync_cnt #(
85                            .Depth(Depth),
86                            .Secure(Secure)
87                          ) u_fifo_cnt (
88                            .clk_i,
89                            .rst_ni,
90                            .clr_i,
91                            .incr_wptr_i(fifo_incr_wptr),
92                            .incr_rptr_i(fifo_incr_rptr),
93                            .wptr_o(fifo_wptr),
94                            .rptr_o(fifo_rptr),
95                            .full_o,
96                            .empty_o(fifo_empty),
97                            .depth_o,
98                            .err_o
99                          );
100        1/1              assign fifo_incr_wptr = wvalid_i & wready_o & ~under_rst;
           Tests:       T1 T2 T3 
101        1/1              assign fifo_incr_rptr = rvalid_o & rready_i & ~under_rst;
           Tests:       T1 T2 T3 
102                     
103                         // the generate blocks below are needed to avoid lint errors due to array indexing
104                         // in the where the fifo only has one storage element
105                         logic [Depth-1:0][Width-1:0] storage;
106                         logic [Width-1:0] storage_rdata;
107                         if (Depth == 1) begin : gen_depth_eq1
108                           assign storage_rdata = storage[0];
109                     
110                           always_ff @(posedge clk_i)
111                             if (fifo_incr_wptr) begin
112                               storage[0] <= wdata_i;
113                             end
114                     
115                           logic unused_ptrs;
116                           assign unused_ptrs = ^{fifo_wptr, fifo_rptr};
117                     
118                         // fifo with more than one storage element
119                         end else begin : gen_depth_gt1
120        1/1                assign storage_rdata = storage[fifo_rptr];
           Tests:       T1 T2 T3 
121                     
122                           always_ff @(posedge clk_i)
123        1/1                  if (fifo_incr_wptr) begin
           Tests:       T1 T2 T3 
124        1/1                    storage[fifo_wptr] <= wdata_i;
           Tests:       T4 T9 T10 
125                             end
                        MISSING_ELSE
126                         end
127                     
128                         logic [Width-1:0] rdata_int;
129                         if (Pass == 1'b1) begin : gen_pass
130                           assign rdata_int = (fifo_empty && wvalid_i) ? wdata_i : storage_rdata;
131                           assign empty = fifo_empty & ~wvalid_i;
132                         end else begin : gen_nopass
133        1/1                assign rdata_int = storage_rdata;
           Tests:       T4 T9 T10 
134        1/1                assign empty = fifo_empty;
           Tests:       T1 T2 T3 
135                         end
136                     
137                         if (OutputZeroIfEmpty == 1'b1) begin : gen_output_zero
138                           assign rdata_o = empty ? Width'(0) : rdata_int;
139                         end else begin : gen_no_output_zero
140        1/1                assign rdata_o = rdata_int;
           Tests:       T4 T9 T10 
Cond Coverage for Module : prim_fifo_sync
TotalCoveredPercent
Conditions141178.57
Logical141178.57
Non-Logical00
Event00

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------
-1--2-StatusTests
01CoveredT9,T10,T6
10CoveredT1,T2,T3
11CoveredT1,T2,T3 

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT4,T9,T10 

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011CoveredT1,T2,T3
101CoveredT30
110Not Covered
111CoveredT4,T9,T10 

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011CoveredT32,T33,T34
101CoveredT4,T9,T10
110Not Covered
111CoveredT9,T10,T6
Branch Coverage for Module : prim_fifo_sync
Line No.TotalCoveredPercent
Branches 5 5 100.00
IF 69 3 3 100.00
IF 123 2 2 100.00 



69               if (!rst_ni) begin
                 -1-  
70                 under_rst <= 1'b1;
                   ==>
71               end else if (under_rst) begin
                          -2-  
72                 under_rst <= ~under_rst;
                   ==>
73               end
                 MISSING_ELSE
                 ==>

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3 



123                if (fifo_incr_wptr) begin
                   -1-     
124                  storage[fifo_wptr] <= wdata_i;
                     ==>
125                end
                   MISSING_ELSE
                   ==>

Branches:
-1-StatusTests
1 Covered T4,T9,T10
0 Covered T1,T2,T3

Assert Coverage for Module : prim_fifo_sync
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 6 6 100.00 6 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 6 6 100.00 6 100.00



Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
DataKnown_A 17610284 610332 0 0
DataKnown_AKnownEnable 18356802 18000598 0 0
DepthKnown_A 18356802 18000598 0 0
RvalidKnown_A 18356802 18000598 0 0
WreadyKnown_A 18356802 18000598 0 0
gen_normal_fifo.depthShallNotExceedParamDepth 17982220 707148 0 0


DataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 17610284 610332 0 0
T5 15344 0 0 0
T6 0 388 0 0
T7 0 69 0 0
T8 0 663 0 0
T9 3408 2237 0 0
T10 3010 2198 0 0
T14 0 772 0 0
T18 0 10059 0 0
T19 0 3585 0 0
T22 4232 0 0 0
T23 2466 0 0 0
T24 1980 0 0 0
T28 714 0 0 0
T41 1798 0 0 0
T43 3132 0 0 0
T53 0 2862 0 0
T73 3344 0 0 0
T84 0 262 0 0

DataKnown_AKnownEnable
NameAttemptsReal SuccessesFailuresIncomplete
Total 18356802 18000598 0 0
T1 2346 2174 0 0
T2 2700 2520 0 0
T3 1730 1376 0 0
T4 3560 3268 0 0
T5 15344 14338 0 0
T9 3408 3254 0 0
T20 9136 8962 0 0
T21 2252 2072 0 0
T22 4232 4036 0 0
T23 2466 2356 0 0

DepthKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 18356802 18000598 0 0
T1 2346 2174 0 0
T2 2700 2520 0 0
T3 1730 1376 0 0
T4 3560 3268 0 0
T5 15344 14338 0 0
T9 3408 3254 0 0
T20 9136 8962 0 0
T21 2252 2072 0 0
T22 4232 4036 0 0
T23 2466 2356 0 0

RvalidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 18356802 18000598 0 0
T1 2346 2174 0 0
T2 2700 2520 0 0
T3 1730 1376 0 0
T4 3560 3268 0 0
T5 15344 14338 0 0
T9 3408 3254 0 0
T20 9136 8962 0 0
T21 2252 2072 0 0
T22 4232 4036 0 0
T23 2466 2356 0 0

WreadyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 18356802 18000598 0 0
T1 2346 2174 0 0
T2 2700 2520 0 0
T3 1730 1376 0 0
T4 3560 3268 0 0
T5 15344 14338 0 0
T9 3408 3254 0 0
T20 9136 8962 0 0
T21 2252 2072 0 0
T22 4232 4036 0 0
T23 2466 2356 0 0

gen_normal_fifo.depthShallNotExceedParamDepth
NameAttemptsReal SuccessesFailuresIncomplete
Total 17982220 707148 0 0
T4 3560 220 0 0
T5 15344 0 0 0
T6 0 2268 0 0
T7 0 502 0 0
T9 3408 2237 0 0
T10 0 2198 0 0
T14 0 772 0 0
T18 0 10059 0 0
T19 0 3585 0 0
T22 4232 0 0 0
T23 2466 0 0 0
T24 1980 0 0 0
T28 2532 0 0 0
T41 1798 0 0 0
T43 3132 0 0 0
T53 0 2862 0 0
T68 0 240 0 0
T73 3344 0 0 0

Line Coverage for Instance : tb.dut.u_edn_core.u_prim_fifo_sync_rescmd
Line No.TotalCoveredPercent
TOTAL1414100.00
ALWAYS6944100.00
CONT_ASSIGN8111100.00
CONT_ASSIGN8211100.00
CONT_ASSIGN10011100.00
CONT_ASSIGN10111100.00
CONT_ASSIGN12011100.00
ALWAYS12322100.00
CONT_ASSIGN13311100.00
CONT_ASSIGN13411100.00
CONT_ASSIGN14011100.00


68                          always_ff @(posedge clk_i or negedge rst_ni) begin
69         1/1                if (!rst_ni) begin
           Tests:       T1 T2 T3 
70         1/1                  under_rst <= 1'b1;
           Tests:       T1 T2 T3 
71         1/1                end else if (under_rst) begin
           Tests:       T1 T2 T3 
72         1/1                  under_rst <= ~under_rst;
           Tests:       T1 T2 T3 
73                            end
                        MISSING_ELSE
74                          end
75                      
76                          logic empty;
77                      
78                          // full and not ready for write are two different concepts.
79                          // The latter can be '0' when under reset, while the former is an indication that no more
80                          // entries can be written.
81         1/1              assign wready_o = ~full_o & ~under_rst;
           Tests:       T1 T2 T3 
82         1/1              assign rvalid_o = ~empty & ~under_rst;
           Tests:       T1 T2 T3 
83                      
84                          prim_fifo_sync_cnt #(
85                            .Depth(Depth),
86                            .Secure(Secure)
87                          ) u_fifo_cnt (
88                            .clk_i,
89                            .rst_ni,
90                            .clr_i,
91                            .incr_wptr_i(fifo_incr_wptr),
92                            .incr_rptr_i(fifo_incr_rptr),
93                            .wptr_o(fifo_wptr),
94                            .rptr_o(fifo_rptr),
95                            .full_o,
96                            .empty_o(fifo_empty),
97                            .depth_o,
98                            .err_o
99                          );
100        1/1              assign fifo_incr_wptr = wvalid_i & wready_o & ~under_rst;
           Tests:       T1 T2 T3 
101        1/1              assign fifo_incr_rptr = rvalid_o & rready_i & ~under_rst;
           Tests:       T1 T2 T3 
102                     
103                         // the generate blocks below are needed to avoid lint errors due to array indexing
104                         // in the where the fifo only has one storage element
105                         logic [Depth-1:0][Width-1:0] storage;
106                         logic [Width-1:0] storage_rdata;
107                         if (Depth == 1) begin : gen_depth_eq1
108                           assign storage_rdata = storage[0];
109                     
110                           always_ff @(posedge clk_i)
111                             if (fifo_incr_wptr) begin
112                               storage[0] <= wdata_i;
113                             end
114                     
115                           logic unused_ptrs;
116                           assign unused_ptrs = ^{fifo_wptr, fifo_rptr};
117                     
118                         // fifo with more than one storage element
119                         end else begin : gen_depth_gt1
120        1/1                assign storage_rdata = storage[fifo_rptr];
           Tests:       T1 T2 T3 
121                     
122                           always_ff @(posedge clk_i)
123        1/1                  if (fifo_incr_wptr) begin
           Tests:       T1 T2 T3 
124        1/1                    storage[fifo_wptr] <= wdata_i;
           Tests:       T4 T9 T10 
125                             end
                        MISSING_ELSE
126                         end
127                     
128                         logic [Width-1:0] rdata_int;
129                         if (Pass == 1'b1) begin : gen_pass
130                           assign rdata_int = (fifo_empty && wvalid_i) ? wdata_i : storage_rdata;
131                           assign empty = fifo_empty & ~wvalid_i;
132                         end else begin : gen_nopass
133        1/1                assign rdata_int = storage_rdata;
           Tests:       T4 T9 T10 
134        1/1                assign empty = fifo_empty;
           Tests:       T1 T2 T3 
135                         end
136                     
137                         if (OutputZeroIfEmpty == 1'b1) begin : gen_output_zero
138                           assign rdata_o = empty ? Width'(0) : rdata_int;
139                         end else begin : gen_no_output_zero
140        1/1                assign rdata_o = rdata_int;
           Tests:       T4 T9 T10 
Cond Coverage for Instance : tb.dut.u_edn_core.u_prim_fifo_sync_rescmd
TotalCoveredPercent
Conditions141071.43
Logical141071.43
Non-Logical00
Event00

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------
-1--2-StatusTests
01CoveredT19,T8,T111
10CoveredT1,T2,T3
11CoveredT1,T2,T3 

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT4,T9,T10 

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011CoveredT1,T2,T3
101Not Covered
110Not Covered
111CoveredT4,T9,T10 

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011CoveredT34,T112
101CoveredT4,T9,T10
110Not Covered
111CoveredT9,T10,T18
Branch Coverage for Instance : tb.dut.u_edn_core.u_prim_fifo_sync_rescmd
Line No.TotalCoveredPercent
Branches 5 5 100.00
IF 69 3 3 100.00
IF 123 2 2 100.00 



69               if (!rst_ni) begin
                 -1-  
70                 under_rst <= 1'b1;
                   ==>
71               end else if (under_rst) begin
                          -2-  
72                 under_rst <= ~under_rst;
                   ==>
73               end
                 MISSING_ELSE
                 ==>

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3 



123                if (fifo_incr_wptr) begin
                   -1-     
124                  storage[fifo_wptr] <= wdata_i;
                     ==>
125                end
                   MISSING_ELSE
                   ==>

Branches:
-1-StatusTests
1 Covered T4,T9,T10
0 Covered T1,T2,T3

Assert Coverage for Instance : tb.dut.u_edn_core.u_prim_fifo_sync_rescmd
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 6 6 100.00 6 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 6 6 100.00 6 100.00



Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
DataKnown_A 8805142 299316 0 0
DataKnown_AKnownEnable 9178401 9000299 0 0
DepthKnown_A 9178401 9000299 0 0
RvalidKnown_A 9178401 9000299 0 0
WreadyKnown_A 9178401 9000299 0 0
gen_normal_fifo.depthShallNotExceedParamDepth 8991110 347390 0 0


DataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 8805142 299316 0 0
T5 7672 0 0 0
T6 0 135 0 0
T7 0 25 0 0
T8 0 331 0 0
T9 1704 1107 0 0
T10 1505 1010 0 0
T14 0 381 0 0
T18 0 5021 0 0
T19 0 1790 0 0
T22 2116 0 0 0
T23 1233 0 0 0
T24 990 0 0 0
T28 357 0 0 0
T41 899 0 0 0
T43 1566 0 0 0
T53 0 1419 0 0
T73 1672 0 0 0
T84 0 67 0 0

DataKnown_AKnownEnable
NameAttemptsReal SuccessesFailuresIncomplete
Total 9178401 9000299 0 0
T1 1173 1087 0 0
T2 1350 1260 0 0
T3 865 688 0 0
T4 1780 1634 0 0
T5 7672 7169 0 0
T9 1704 1627 0 0
T20 4568 4481 0 0
T21 1126 1036 0 0
T22 2116 2018 0 0
T23 1233 1178 0 0

DepthKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 9178401 9000299 0 0
T1 1173 1087 0 0
T2 1350 1260 0 0
T3 865 688 0 0
T4 1780 1634 0 0
T5 7672 7169 0 0
T9 1704 1627 0 0
T20 4568 4481 0 0
T21 1126 1036 0 0
T22 2116 2018 0 0
T23 1233 1178 0 0

RvalidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 9178401 9000299 0 0
T1 1173 1087 0 0
T2 1350 1260 0 0
T3 865 688 0 0
T4 1780 1634 0 0
T5 7672 7169 0 0
T9 1704 1627 0 0
T20 4568 4481 0 0
T21 1126 1036 0 0
T22 2116 2018 0 0
T23 1233 1178 0 0

WreadyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 9178401 9000299 0 0
T1 1173 1087 0 0
T2 1350 1260 0 0
T3 865 688 0 0
T4 1780 1634 0 0
T5 7672 7169 0 0
T9 1704 1627 0 0
T20 4568 4481 0 0
T21 1126 1036 0 0
T22 2116 2018 0 0
T23 1233 1178 0 0

gen_normal_fifo.depthShallNotExceedParamDepth
NameAttemptsReal SuccessesFailuresIncomplete
Total 8991110 347390 0 0
T4 1780 111 0 0
T5 7672 0 0 0
T6 0 1083 0 0
T7 0 232 0 0
T9 1704 1107 0 0
T10 0 1010 0 0
T14 0 381 0 0
T18 0 5021 0 0
T19 0 1790 0 0
T22 2116 0 0 0
T23 1233 0 0 0
T24 990 0 0 0
T28 1266 0 0 0
T41 899 0 0 0
T43 1566 0 0 0
T53 0 1419 0 0
T68 0 121 0 0
T73 1672 0 0 0

Line Coverage for Instance : tb.dut.u_edn_core.u_prim_fifo_sync_gencmd
Line No.TotalCoveredPercent
TOTAL1414100.00
ALWAYS6944100.00
CONT_ASSIGN8111100.00
CONT_ASSIGN8211100.00
CONT_ASSIGN10011100.00
CONT_ASSIGN10111100.00
CONT_ASSIGN12011100.00
ALWAYS12322100.00
CONT_ASSIGN13311100.00
CONT_ASSIGN13411100.00
CONT_ASSIGN14011100.00


68                          always_ff @(posedge clk_i or negedge rst_ni) begin
69         1/1                if (!rst_ni) begin
           Tests:       T1 T2 T3 
70         1/1                  under_rst <= 1'b1;
           Tests:       T1 T2 T3 
71         1/1                end else if (under_rst) begin
           Tests:       T1 T2 T3 
72         1/1                  under_rst <= ~under_rst;
           Tests:       T1 T2 T3 
73                            end
                        MISSING_ELSE
74                          end
75                      
76                          logic empty;
77                      
78                          // full and not ready for write are two different concepts.
79                          // The latter can be '0' when under reset, while the former is an indication that no more
80                          // entries can be written.
81         1/1              assign wready_o = ~full_o & ~under_rst;
           Tests:       T1 T2 T3 
82         1/1              assign rvalid_o = ~empty & ~under_rst;
           Tests:       T1 T2 T3 
83                      
84                          prim_fifo_sync_cnt #(
85                            .Depth(Depth),
86                            .Secure(Secure)
87                          ) u_fifo_cnt (
88                            .clk_i,
89                            .rst_ni,
90                            .clr_i,
91                            .incr_wptr_i(fifo_incr_wptr),
92                            .incr_rptr_i(fifo_incr_rptr),
93                            .wptr_o(fifo_wptr),
94                            .rptr_o(fifo_rptr),
95                            .full_o,
96                            .empty_o(fifo_empty),
97                            .depth_o,
98                            .err_o
99                          );
100        1/1              assign fifo_incr_wptr = wvalid_i & wready_o & ~under_rst;
           Tests:       T1 T2 T3 
101        1/1              assign fifo_incr_rptr = rvalid_o & rready_i & ~under_rst;
           Tests:       T1 T2 T3 
102                     
103                         // the generate blocks below are needed to avoid lint errors due to array indexing
104                         // in the where the fifo only has one storage element
105                         logic [Depth-1:0][Width-1:0] storage;
106                         logic [Width-1:0] storage_rdata;
107                         if (Depth == 1) begin : gen_depth_eq1
108                           assign storage_rdata = storage[0];
109                     
110                           always_ff @(posedge clk_i)
111                             if (fifo_incr_wptr) begin
112                               storage[0] <= wdata_i;
113                             end
114                     
115                           logic unused_ptrs;
116                           assign unused_ptrs = ^{fifo_wptr, fifo_rptr};
117                     
118                         // fifo with more than one storage element
119                         end else begin : gen_depth_gt1
120        1/1                assign storage_rdata = storage[fifo_rptr];
           Tests:       T1 T2 T3 
121                     
122                           always_ff @(posedge clk_i)
123        1/1                  if (fifo_incr_wptr) begin
           Tests:       T1 T2 T3 
124        1/1                    storage[fifo_wptr] <= wdata_i;
           Tests:       T4 T9 T10 
125                             end
                        MISSING_ELSE
126                         end
127                     
128                         logic [Width-1:0] rdata_int;
129                         if (Pass == 1'b1) begin : gen_pass
130                           assign rdata_int = (fifo_empty && wvalid_i) ? wdata_i : storage_rdata;
131                           assign empty = fifo_empty & ~wvalid_i;
132                         end else begin : gen_nopass
133        1/1                assign rdata_int = storage_rdata;
           Tests:       T4 T9 T10 
134        1/1                assign empty = fifo_empty;
           Tests:       T1 T2 T3 
135                         end
136                     
137                         if (OutputZeroIfEmpty == 1'b1) begin : gen_output_zero
138                           assign rdata_o = empty ? Width'(0) : rdata_int;
139                         end else begin : gen_no_output_zero
140        1/1                assign rdata_o = rdata_int;
           Tests:       T4 T9 T10 
Cond Coverage for Instance : tb.dut.u_edn_core.u_prim_fifo_sync_gencmd
TotalCoveredPercent
Conditions141178.57
Logical141178.57
Non-Logical00
Event00

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------
-1--2-StatusTests
01CoveredT9,T10,T6
10CoveredT1,T2,T3
11CoveredT1,T2,T3 

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT4,T9,T10 

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011CoveredT1,T2,T3
101CoveredT30
110Not Covered
111CoveredT4,T9,T10 

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011CoveredT32,T33
101CoveredT4,T9,T10
110Not Covered
111CoveredT9,T10,T6
Branch Coverage for Instance : tb.dut.u_edn_core.u_prim_fifo_sync_gencmd
Line No.TotalCoveredPercent
Branches 5 5 100.00
IF 69 3 3 100.00
IF 123 2 2 100.00 



69               if (!rst_ni) begin
                 -1-  
70                 under_rst <= 1'b1;
                   ==>
71               end else if (under_rst) begin
                          -2-  
72                 under_rst <= ~under_rst;
                   ==>
73               end
                 MISSING_ELSE
                 ==>

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3 



123                if (fifo_incr_wptr) begin
                   -1-     
124                  storage[fifo_wptr] <= wdata_i;
                     ==>
125                end
                   MISSING_ELSE
                   ==>

Branches:
-1-StatusTests
1 Covered T4,T9,T10
0 Covered T1,T2,T3

Assert Coverage for Instance : tb.dut.u_edn_core.u_prim_fifo_sync_gencmd
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 6 6 100.00 6 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 6 6 100.00 6 100.00



Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
DataKnown_A 8805142 311016 0 0
DataKnown_AKnownEnable 9178401 9000299 0 0
DepthKnown_A 9178401 9000299 0 0
RvalidKnown_A 9178401 9000299 0 0
WreadyKnown_A 9178401 9000299 0 0
gen_normal_fifo.depthShallNotExceedParamDepth 8991110 359758 0 0


DataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 8805142 311016 0 0
T5 7672 0 0 0
T6 0 253 0 0
T7 0 44 0 0
T8 0 332 0 0
T9 1704 1130 0 0
T10 1505 1188 0 0
T14 0 391 0 0
T18 0 5038 0 0
T19 0 1795 0 0
T22 2116 0 0 0
T23 1233 0 0 0
T24 990 0 0 0
T28 357 0 0 0
T41 899 0 0 0
T43 1566 0 0 0
T53 0 1443 0 0
T73 1672 0 0 0
T84 0 195 0 0

DataKnown_AKnownEnable
NameAttemptsReal SuccessesFailuresIncomplete
Total 9178401 9000299 0 0
T1 1173 1087 0 0
T2 1350 1260 0 0
T3 865 688 0 0
T4 1780 1634 0 0
T5 7672 7169 0 0
T9 1704 1627 0 0
T20 4568 4481 0 0
T21 1126 1036 0 0
T22 2116 2018 0 0
T23 1233 1178 0 0

DepthKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 9178401 9000299 0 0
T1 1173 1087 0 0
T2 1350 1260 0 0
T3 865 688 0 0
T4 1780 1634 0 0
T5 7672 7169 0 0
T9 1704 1627 0 0
T20 4568 4481 0 0
T21 1126 1036 0 0
T22 2116 2018 0 0
T23 1233 1178 0 0

RvalidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 9178401 9000299 0 0
T1 1173 1087 0 0
T2 1350 1260 0 0
T3 865 688 0 0
T4 1780 1634 0 0
T5 7672 7169 0 0
T9 1704 1627 0 0
T20 4568 4481 0 0
T21 1126 1036 0 0
T22 2116 2018 0 0
T23 1233 1178 0 0

WreadyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 9178401 9000299 0 0
T1 1173 1087 0 0
T2 1350 1260 0 0
T3 865 688 0 0
T4 1780 1634 0 0
T5 7672 7169 0 0
T9 1704 1627 0 0
T20 4568 4481 0 0
T21 1126 1036 0 0
T22 2116 2018 0 0
T23 1233 1178 0 0

gen_normal_fifo.depthShallNotExceedParamDepth
NameAttemptsReal SuccessesFailuresIncomplete
Total 8991110 359758 0 0
T4 1780 109 0 0
T5 7672 0 0 0
T6 0 1185 0 0
T7 0 270 0 0
T9 1704 1130 0 0
T10 0 1188 0 0
T14 0 391 0 0
T18 0 5038 0 0
T19 0 1795 0 0
T22 2116 0 0 0
T23 1233 0 0 0
T24 990 0 0 0
T28 1266 0 0 0
T41 899 0 0 0
T43 1566 0 0 0
T53 0 1443 0 0
T68 0 119 0 0
T73 1672 0 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%