Line Coverage for Module :
prim_edge_detector
| Line No. | Total | Covered | Percent |
TOTAL | | 7 | 7 | 100.00 |
CONT_ASSIGN | 42 | 1 | 1 | 100.00 |
CONT_ASSIGN | 45 | 1 | 1 | 100.00 |
ALWAYS | 48 | 3 | 3 | 100.00 |
CONT_ASSIGN | 52 | 1 | 1 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv' or '../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
42 |
1 |
1 |
45 |
1 |
1 |
48 |
2 |
2 |
49 |
1 |
1 |
52 |
1 |
1 |
53 |
1 |
1 |
Cond Coverage for Module :
prim_edge_detector
| Total | Covered | Percent |
Conditions | 6 | 6 | 100.00 |
Logical | 6 | 6 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 52
EXPRESSION (q_sync_d & ((~q_sync_q)))
----1--- ------2------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T1,T2,T3 |
1 | 0 | Covered | T1,T2,T3 |
1 | 1 | Covered | T3,T4,T5 |
LINE 53
EXPRESSION (((~q_sync_d)) & q_sync_q)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 1 | Covered | T1,T2,T3 |
1 | 0 | Covered | T1,T2,T3 |
1 | 1 | Covered | T3,T4,T5 |
Branch Coverage for Module :
prim_edge_detector
| Line No. | Total | Covered | Percent |
Branches |
|
2 |
2 |
100.00 |
IF |
48 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv' or '../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 48 if ((!rst_ni))
Branches:
-1- | Status | Tests |
1 |
Covered |
T1,T2,T3 |
0 |
Covered |
T1,T2,T3 |
Line Coverage for Instance : tb.dut.u_prog_lvl_event
| Line No. | Total | Covered | Percent |
TOTAL | | 7 | 7 | 100.00 |
CONT_ASSIGN | 42 | 1 | 1 | 100.00 |
CONT_ASSIGN | 45 | 1 | 1 | 100.00 |
ALWAYS | 48 | 3 | 3 | 100.00 |
CONT_ASSIGN | 52 | 1 | 1 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv' or '../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
42 |
1 |
1 |
45 |
1 |
1 |
48 |
2 |
2 |
49 |
1 |
1 |
52 |
1 |
1 |
53 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_prog_lvl_event
| Total | Covered | Percent |
Conditions | 6 | 4 | 66.67 |
Logical | 6 | 4 | 66.67 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 52
EXPRESSION (q_sync_d & ((~q_sync_q)))
----1--- ------2------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T1,T2,T3 |
1 | 0 | Not Covered | |
1 | 1 | Covered | T80,T81,T82 |
LINE 53
EXPRESSION (((~q_sync_d)) & q_sync_q)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 1 | Not Covered | |
1 | 0 | Covered | T1,T2,T3 |
1 | 1 | Covered | T80,T81,T82 |
Branch Coverage for Instance : tb.dut.u_prog_lvl_event
| Line No. | Total | Covered | Percent |
Branches |
|
2 |
2 |
100.00 |
IF |
48 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv' or '../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 48 if ((!rst_ni))
Branches:
-1- | Status | Tests |
1 |
Covered |
T1,T2,T3 |
0 |
Covered |
T1,T2,T3 |
Line Coverage for Instance : tb.dut.u_prog_empty_event
| Line No. | Total | Covered | Percent |
TOTAL | | 7 | 7 | 100.00 |
CONT_ASSIGN | 42 | 1 | 1 | 100.00 |
CONT_ASSIGN | 45 | 1 | 1 | 100.00 |
ALWAYS | 48 | 3 | 3 | 100.00 |
CONT_ASSIGN | 52 | 1 | 1 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv' or '../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
42 |
1 |
1 |
45 |
1 |
1 |
48 |
2 |
2 |
49 |
1 |
1 |
52 |
1 |
1 |
53 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_prog_empty_event
| Total | Covered | Percent |
Conditions | 6 | 6 | 100.00 |
Logical | 6 | 6 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 52
EXPRESSION (q_sync_d & ((~q_sync_q)))
----1--- ------2------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T3,T4,T5 |
1 | 0 | Covered | T1,T2,T3 |
1 | 1 | Covered | T3,T4,T5 |
LINE 53
EXPRESSION (((~q_sync_d)) & q_sync_q)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 1 | Covered | T1,T2,T3 |
1 | 0 | Covered | T3,T4,T5 |
1 | 1 | Covered | T3,T4,T5 |
Branch Coverage for Instance : tb.dut.u_prog_empty_event
| Line No. | Total | Covered | Percent |
Branches |
|
2 |
2 |
100.00 |
IF |
48 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv' or '../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 48 if ((!rst_ni))
Branches:
-1- | Status | Tests |
1 |
Covered |
T1,T2,T3 |
0 |
Covered |
T1,T2,T3 |
Line Coverage for Instance : tb.dut.u_rd_full_event
| Line No. | Total | Covered | Percent |
TOTAL | | 7 | 7 | 100.00 |
CONT_ASSIGN | 42 | 1 | 1 | 100.00 |
CONT_ASSIGN | 45 | 1 | 1 | 100.00 |
ALWAYS | 48 | 3 | 3 | 100.00 |
CONT_ASSIGN | 52 | 1 | 1 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv' or '../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
42 |
1 |
1 |
45 |
1 |
1 |
48 |
2 |
2 |
49 |
1 |
1 |
52 |
1 |
1 |
53 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_rd_full_event
| Total | Covered | Percent |
Conditions | 6 | 6 | 100.00 |
Logical | 6 | 6 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 52
EXPRESSION (q_sync_d & ((~q_sync_q)))
----1--- ------2------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T1,T2,T3 |
1 | 0 | Covered | T5,T7,T37 |
1 | 1 | Covered | T5,T7,T37 |
LINE 53
EXPRESSION (((~q_sync_d)) & q_sync_q)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 1 | Covered | T5,T7,T37 |
1 | 0 | Covered | T1,T2,T3 |
1 | 1 | Covered | T5,T7,T37 |
Branch Coverage for Instance : tb.dut.u_rd_full_event
| Line No. | Total | Covered | Percent |
Branches |
|
2 |
2 |
100.00 |
IF |
48 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv' or '../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 48 if ((!rst_ni))
Branches:
-1- | Status | Tests |
1 |
Covered |
T1,T2,T3 |
0 |
Covered |
T1,T2,T3 |
Line Coverage for Instance : tb.dut.u_rd_lvl_event
| Line No. | Total | Covered | Percent |
TOTAL | | 7 | 7 | 100.00 |
CONT_ASSIGN | 42 | 1 | 1 | 100.00 |
CONT_ASSIGN | 45 | 1 | 1 | 100.00 |
ALWAYS | 48 | 3 | 3 | 100.00 |
CONT_ASSIGN | 52 | 1 | 1 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv' or '../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
42 |
1 |
1 |
45 |
1 |
1 |
48 |
2 |
2 |
49 |
1 |
1 |
52 |
1 |
1 |
53 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_rd_lvl_event
| Total | Covered | Percent |
Conditions | 6 | 6 | 100.00 |
Logical | 6 | 6 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 52
EXPRESSION (q_sync_d & ((~q_sync_q)))
----1--- ------2------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T1,T2,T3 |
1 | 0 | Covered | T5,T7,T32 |
1 | 1 | Covered | T5,T7,T8 |
LINE 53
EXPRESSION (((~q_sync_d)) & q_sync_q)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 1 | Covered | T5,T7,T32 |
1 | 0 | Covered | T1,T2,T3 |
1 | 1 | Covered | T5,T7,T8 |
Branch Coverage for Instance : tb.dut.u_rd_lvl_event
| Line No. | Total | Covered | Percent |
Branches |
|
2 |
2 |
100.00 |
IF |
48 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv' or '../src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 48 if ((!rst_ni))
Branches:
-1- | Status | Tests |
1 |
Covered |
T1,T2,T3 |
0 |
Covered |
T1,T2,T3 |