Group : tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_prim_reg_we_check.u_prim_onehot_check.u_prim_onehot_check_if::prim_onehot_check_without_addr_fault_if_proxy::onehot_without_addr_fault_cg
dashboard | hierarchy | modlist | groups | tests | asserts


Group Instance : tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_prim_reg_we_check.u_prim_onehot_check.u_prim_onehot_check_if
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_prim_reg_we_check.u_prim_onehot_check.u_prim_onehot_check_if

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 2 0 2 100.00


Variables for Group Instance tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_prim_reg_we_check.u_prim_onehot_check.u_prim_onehot_check_if
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_onehot_enable_fault 1 0 1 100.00 100 1 1 0
cp_onehot_fault 1 0 1 100.00 100 1 1 0


Summary for Variable cp_onehot_enable_fault

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_onehot_enable_fault

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
hit 21 1 T12 5 T16 5 T17 5



Summary for Variable cp_onehot_fault

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_onehot_fault

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
hit 29 1 T12 5 T16 5 T17 5

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%