Unified Coverage Report :: Module

Line Coverage for Module : prim_subreg_arb ( parameter DW=1,SwAccess=1,Mubi=0 + DW=20,SwAccess=1,Mubi=0 )
Line Coverage for Module self-instances :

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_intr_state_prog_empty.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_intr_state_prog_lvl.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_intr_state_rd_full.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_intr_state_rd_lvl.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_status_rd_full.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_status_rd_empty.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_status_prog_full.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_status_prog_empty.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_status_init_wip.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_status_initialized.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_std_fault_status_reg_intg_err.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_std_fault_status_prog_intg_err.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_std_fault_status_lcmgr_err.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_std_fault_status_lcmgr_intg_err.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_std_fault_status_arb_fsm_err.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_std_fault_status_storage_err.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_std_fault_status_phy_fsm_err.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_std_fault_status_ctrl_cnt_err.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_std_fault_status_fifo_err.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_fault_status_op_err.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_fault_status_mp_err.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_fault_status_rd_err.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_fault_status_prog_err.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_fault_status_prog_win_err.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_fault_status_prog_type_err.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_fault_status_seed_err.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_fault_status_spurious_ack.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_fault_status_arb_err.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_fault_status_host_gnt_err.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_err_addr.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_ecc_single_err_addr_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_ecc_single_err_addr_1.wr_en_data_arb

SCORE	LINE
50.00	50.00

tb.dut.u_reg_core.u_phy_status_init_wip.wr_en_data_arb

SCORE	LINE
0.00	0.00

tb.dut.u_reg_core.u_phy_status_prog_normal_avail.wr_en_data_arb

SCORE	LINE
0.00	0.00

tb.dut.u_reg_core.u_phy_status_prog_repair_avail.wr_en_data_arb

SCORE	LINE
0.00	0.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr20_field2.wr_en_data_arb

	Line No.	Total	Covered	Percent
TOTAL		2	2	100.00
CONT_ASSIGN	43	1	1	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	51	0	0
CONT_ASSIGN	52	0	0
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_subreg_0/rtl/prim_subreg_arb.sv' or '../src/lowrisc_prim_subreg_0/rtl/prim_subreg_arb.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
43	1	1
44	1	1
51		unreachable
52		unreachable
53		unreachable

Line Coverage for Module : prim_subreg_arb ( parameter DW=1,SwAccess=3,Mubi=0 )
Line Coverage for Module self-instances :

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_intr_state_op_done.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_intr_state_corr_err.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_err_code_op_err.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_err_code_mp_err.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_err_code_rd_err.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_err_code_prog_err.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_err_code_prog_win_err.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_err_code_prog_type_err.wr_en_data_arb

SCORE	LINE
80.00	100.00

tb.dut.u_reg_core.u_err_code_update_err.wr_en_data_arb

SCORE	LINE
80.00	100.00

tb.dut.u_reg_core.u_err_code_macro_err.wr_en_data_arb

SCORE	LINE
80.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr2_field0.wr_en_data_arb

SCORE	LINE
80.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr2_field1.wr_en_data_arb

SCORE	LINE
80.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr2_field2.wr_en_data_arb

SCORE	LINE
80.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr2_field4.wr_en_data_arb

SCORE	LINE
80.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr2_field5.wr_en_data_arb

SCORE	LINE
80.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr2_field6.wr_en_data_arb

SCORE	LINE
80.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr20_field0.wr_en_data_arb

SCORE	LINE
80.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr20_field1.wr_en_data_arb

	Line No.	Total	Covered	Percent
TOTAL		2	2	100.00
CONT_ASSIGN	88	1	1	100.00
CONT_ASSIGN	110	1	1	100.00

Line No.	Covered	Statements
88	1	1
110	1	1

Line Coverage for Module : prim_subreg_arb ( parameter DW=1,SwAccess=0,Mubi=0 + DW=32,SwAccess=0,Mubi=0 + DW=2,SwAccess=0,Mubi=0 + DW=12,SwAccess=0,Mubi=0 + DW=20,SwAccess=0,Mubi=0 + DW=4,SwAccess=0,Mubi=1 + DW=9,SwAccess=0,Mubi=0 + DW=10,SwAccess=0,Mubi=0 + DW=8,SwAccess=0,Mubi=0 + DW=5,SwAccess=0,Mubi=0 + DW=3,SwAccess=0,Mubi=0 )
Line Coverage for Module self-instances :

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_intr_enable_prog_empty.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_intr_enable_prog_lvl.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_intr_enable_rd_full.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_intr_enable_rd_lvl.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_intr_enable_op_done.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_intr_enable_corr_err.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_exec.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_control_start.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_control_op.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_control_prog_sel.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_control_erase_sel.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_control_partition_sel.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_control_info_sel.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_control_num.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_addr.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_erase_suspend.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_0_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_0_rd_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_0_prog_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_0_erase_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_0_scramble_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_0_ecc_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_0_he_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_1_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_1_rd_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_1_prog_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_1_erase_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_1_scramble_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_1_ecc_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_1_he_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_2_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_2_rd_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_2_prog_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_2_erase_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_2_scramble_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_2_ecc_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_2_he_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_3_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_3_rd_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_3_prog_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_3_erase_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_3_scramble_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_3_ecc_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_3_he_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_4_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_4_rd_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_4_prog_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_4_erase_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_4_scramble_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_4_ecc_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_4_he_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_5_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_5_rd_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_5_prog_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_5_erase_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_5_scramble_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_5_ecc_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_5_he_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_6_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_6_rd_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_6_prog_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_6_erase_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_6_scramble_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_6_ecc_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_6_he_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_7_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_7_rd_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_7_prog_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_7_erase_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_7_scramble_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_7_ecc_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_7_he_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_0_base_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_0_size_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_1_base_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_1_size_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_2_base_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_2_size_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_3_base_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_3_size_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_4_base_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_4_size_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_5_base_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_5_size_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_6_base_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_6_size_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_7_base_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_region_7_size_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_default_region_rd_en.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_default_region_prog_en.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_default_region_erase_en.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_default_region_scramble_en.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_default_region_ecc_en.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_default_region_he_en.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_0_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_0_rd_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_0_prog_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_0_erase_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_0_scramble_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_0_ecc_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_0_he_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_1_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_1_rd_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_1_prog_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_1_erase_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_1_scramble_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_1_ecc_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_1_he_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_2_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_2_rd_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_2_prog_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_2_erase_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_2_scramble_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_2_ecc_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_2_he_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_3_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_3_rd_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_3_prog_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_3_erase_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_3_scramble_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_3_ecc_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_3_he_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_4_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_4_rd_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_4_prog_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_4_erase_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_4_scramble_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_4_ecc_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_4_he_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_5_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_5_rd_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_5_prog_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_5_erase_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_5_scramble_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_5_ecc_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_5_he_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_6_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_6_rd_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_6_prog_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_6_erase_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_6_scramble_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_6_ecc_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_6_he_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_7_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_7_rd_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_7_prog_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_7_erase_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_7_scramble_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_7_ecc_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_7_he_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_8_en_8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_8_rd_en_8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_8_prog_en_8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_8_erase_en_8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_8_scramble_en_8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_8_ecc_en_8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_8_he_en_8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_9_en_9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_9_rd_en_9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_9_prog_en_9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_9_erase_en_9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_9_scramble_en_9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_9_ecc_en_9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_9_he_en_9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info1_page_cfg_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info1_page_cfg_rd_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info1_page_cfg_prog_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info1_page_cfg_erase_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info1_page_cfg_scramble_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info1_page_cfg_ecc_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info1_page_cfg_he_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_0_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_0_rd_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_0_prog_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_0_erase_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_0_scramble_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_0_ecc_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_0_he_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_1_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_1_rd_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_1_prog_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_1_erase_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_1_scramble_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_1_ecc_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_1_he_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_0_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_0_rd_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_0_prog_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_0_erase_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_0_scramble_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_0_ecc_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_0_he_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_1_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_1_rd_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_1_prog_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_1_erase_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_1_scramble_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_1_ecc_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_1_he_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_2_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_2_rd_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_2_prog_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_2_erase_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_2_scramble_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_2_ecc_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_2_he_en_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_3_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_3_rd_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_3_prog_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_3_erase_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_3_scramble_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_3_ecc_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_3_he_en_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_4_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_4_rd_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_4_prog_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_4_erase_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_4_scramble_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_4_ecc_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_4_he_en_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_5_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_5_rd_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_5_prog_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_5_erase_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_5_scramble_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_5_ecc_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_5_he_en_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_6_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_6_rd_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_6_prog_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_6_erase_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_6_scramble_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_6_ecc_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_6_he_en_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_7_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_7_rd_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_7_prog_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_7_erase_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_7_scramble_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_7_ecc_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_7_he_en_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_8_en_8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_8_rd_en_8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_8_prog_en_8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_8_erase_en_8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_8_scramble_en_8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_8_ecc_en_8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_8_he_en_8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_9_en_9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_9_rd_en_9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_9_prog_en_9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_9_erase_en_9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_9_scramble_en_9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_9_ecc_en_9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_9_he_en_9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info1_page_cfg_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info1_page_cfg_rd_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info1_page_cfg_prog_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info1_page_cfg_erase_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info1_page_cfg_scramble_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info1_page_cfg_ecc_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info1_page_cfg_he_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_0_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_0_rd_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_0_prog_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_0_erase_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_0_scramble_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_0_ecc_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_0_he_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_1_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_1_rd_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_1_prog_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_1_erase_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_1_scramble_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_1_ecc_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_1_he_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_hw_info_cfg_override_scramble_dis.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_hw_info_cfg_override_ecc_dis.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_bank_cfg_shadowed_erase_en_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_bank_cfg_shadowed_erase_en_0.staged_reg.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_bank_cfg_shadowed_erase_en_0.shadow_reg.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_bank_cfg_shadowed_erase_en_0.committed_reg.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_bank_cfg_shadowed_erase_en_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_bank_cfg_shadowed_erase_en_1.staged_reg.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_bank_cfg_shadowed_erase_en_1.shadow_reg.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_mp_bank_cfg_shadowed_erase_en_1.committed_reg.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_op_status_done.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_op_status_err.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_ecc_single_err_cnt_ecc_single_err_cnt_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_ecc_single_err_cnt_ecc_single_err_cnt_1.wr_en_data_arb

SCORE	LINE
66.67	100.00

tb.dut.u_reg_core.u_phy_alert_cfg_alert_ack.wr_en_data_arb

SCORE	LINE
66.67	100.00

tb.dut.u_reg_core.u_phy_alert_cfg_alert_trig.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_scratch.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_fifo_lvl_prog.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_fifo_lvl_rd.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_fifo_rst.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr1_field0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr1_field1.wr_en_data_arb

SCORE	LINE
95.24	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr2_field3.wr_en_data_arb

SCORE	LINE
95.24	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr2_field7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr4_field0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr4_field1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr4_field2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr4_field3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr5_field0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr5_field1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr5_field2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr5_field3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr5_field4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr7_field0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr7_field1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr10.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr11.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr12.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr13_field0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr13_field1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr14_field0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr14_field1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr15_field0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr15_field1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr16_field0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr16_field1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr17_field0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr17_field1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr18.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr19.wr_en_data_arb

	Line No.	Total	Covered	Percent
TOTAL		2	2	100.00
CONT_ASSIGN	33	1	1	100.00
CONT_ASSIGN	34	1	1	100.00
CONT_ASSIGN	39	0	0

Line No.	Covered	Statements
33	1	1
34	1	1
39		unreachable

Line Coverage for Module : prim_subreg_arb ( parameter DW=4,SwAccess=4,Mubi=1 )
Line Coverage for Module self-instances :

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_dis.wr_en_data_arb

	Line No.	Total	Covered	Percent
TOTAL		2	2	100.00
CONT_ASSIGN	60	1	1	100.00
CONT_ASSIGN	63	1	1	100.00

Line No.	Covered	Statements
60	1	1
63	1	1

Line Coverage for Module : prim_subreg_arb ( parameter DW=1,SwAccess=4,Mubi=0 )
Line Coverage for Module self-instances :

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_init.wr_en_data_arb

	Line No.	Total	Covered	Percent
TOTAL		2	2	100.00
CONT_ASSIGN	60	1	1	100.00
CONT_ASSIGN	82	1	1	100.00

Line No.	Covered	Statements
60	1	1
82	1	1

Line Coverage for Module : prim_subreg_arb ( parameter DW=1,SwAccess=5,Mubi=0 )
Line Coverage for Module self-instances :

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_prog_type_en_normal.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_prog_type_en_repair.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_region_cfg_regwen_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_region_cfg_regwen_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_region_cfg_regwen_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_region_cfg_regwen_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_region_cfg_regwen_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_region_cfg_regwen_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_region_cfg_regwen_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_region_cfg_regwen_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info1_regwen.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_regwen_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_regwen_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_2.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_3.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_4.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_5.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_6.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_7.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_8.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_9.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info1_regwen.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_regwen_0.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_regwen_1.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_reg_core.u_bank_cfg_regwen.wr_en_data_arb

SCORE	LINE
95.00	100.00

tb.dut.u_reg_core.u_fault_status_phy_relbl_err.wr_en_data_arb

SCORE	LINE
95.00	100.00

tb.dut.u_reg_core.u_fault_status_phy_storage_err.wr_en_data_arb

SCORE	LINE
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr0_regwen.wr_en_data_arb

	Line No.	Total	Covered	Percent
TOTAL		2	2	100.00
CONT_ASSIGN	113	1	1	100.00
CONT_ASSIGN	135	1	1	100.00

Line No.	Covered	Statements
113	1	1
135	1	1

Cond Coverage for Module : prim_subreg_arb ( parameter DW=4,SwAccess=4,Mubi=1 )
Cond Coverage for Module self-instances :

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_dis.wr_en_data_arb

	Total	Covered	Percent
Conditions	2	2	100.00
Logical	2	2	100.00
Non-Logical	0	0
Event	0	0

 LINE       60
 EXPRESSION (we | de)
             -1   -2

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Unreachable
1	0	Covered	T12,T73,T74

Cond Coverage for Module : prim_subreg_arb ( parameter DW=9,SwAccess=0,Mubi=0 )
Cond Coverage for Module self-instances :

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_0_base_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_1_base_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_2_base_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_3_base_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_4_base_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_5_base_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_6_base_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_7_base_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr5_field2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr7_field1.wr_en_data_arb

	Total	Covered	Percent
Conditions	6	6	100.00
Logical	6	6	100.00
Non-Logical	0	0
Event	0	0

 LINE       33
 EXPRESSION (we | de)
             -1   -2

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Unreachable
1	0	Covered	T1,T2,T3

 LINE       34
 EXPRESSION ((we == 1'b1) ? wd : d)
             ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       34
 SUB-EXPRESSION (we == 1'b1)
                ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

Cond Coverage for Module : prim_subreg_arb ( parameter DW=3,SwAccess=0,Mubi=0 )
Cond Coverage for Module self-instances :

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr4_field0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr4_field1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr4_field2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr4_field3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr5_field0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field3.wr_en_data_arb

	Total	Covered	Percent
Conditions	6	6	100.00
Logical	6	6	100.00
Non-Logical	0	0
Event	0	0

 LINE       33
 EXPRESSION (we | de)
             -1   -2

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Unreachable
1	0	Covered	T53,T192,T193

 LINE       34
 EXPRESSION ((we == 1'b1) ? wd : d)
             ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T53,T192,T193

 LINE       34
 SUB-EXPRESSION (we == 1'b1)
                ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T53,T192,T193

Cond Coverage for Module : prim_subreg_arb ( parameter DW=4,SwAccess=0,Mubi=1 )
Cond Coverage for Module self-instances :

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_0_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_0_rd_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_0_prog_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_0_erase_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_0_scramble_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_0_ecc_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_0_he_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_1_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_1_rd_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_1_prog_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_1_erase_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_1_scramble_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_1_ecc_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_1_he_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_2_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_2_rd_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_2_prog_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_2_erase_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_2_scramble_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_2_ecc_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_2_he_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_3_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_3_rd_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_3_prog_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_3_erase_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_3_scramble_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_3_ecc_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_3_he_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_4_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_4_rd_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_4_prog_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_4_erase_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_4_scramble_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_4_ecc_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_4_he_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_5_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_5_rd_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_5_prog_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_5_erase_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_5_scramble_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_5_ecc_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_5_he_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_6_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_6_rd_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_6_prog_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_6_erase_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_6_scramble_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_6_ecc_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_6_he_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_7_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_7_rd_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_7_prog_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_7_erase_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_7_scramble_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_7_ecc_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_cfg_7_he_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_default_region_rd_en.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_default_region_prog_en.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_default_region_erase_en.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_default_region_scramble_en.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_default_region_ecc_en.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_default_region_he_en.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_0_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_0_rd_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_0_prog_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_0_erase_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_0_scramble_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_0_ecc_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_0_he_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_1_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_1_rd_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_1_prog_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_1_erase_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_1_scramble_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_1_ecc_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_1_he_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_2_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_2_rd_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_2_prog_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_2_erase_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_2_scramble_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_2_ecc_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_2_he_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_3_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_3_rd_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_3_prog_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_3_erase_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_3_scramble_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_3_ecc_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_3_he_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_4_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_4_rd_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_4_prog_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_4_erase_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_4_scramble_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_4_ecc_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_4_he_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_5_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_5_rd_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_5_prog_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_5_erase_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_5_scramble_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_5_ecc_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_5_he_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_6_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_6_rd_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_6_prog_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_6_erase_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_6_scramble_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_6_ecc_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_6_he_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_7_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_7_rd_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_7_prog_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_7_erase_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_7_scramble_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_7_ecc_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_7_he_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_8_en_8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_8_rd_en_8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_8_prog_en_8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_8_erase_en_8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_8_scramble_en_8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_8_ecc_en_8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_8_he_en_8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_9_en_9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_9_rd_en_9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_9_prog_en_9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_9_erase_en_9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_9_scramble_en_9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_9_ecc_en_9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_page_cfg_9_he_en_9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info1_page_cfg_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info1_page_cfg_rd_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info1_page_cfg_prog_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info1_page_cfg_erase_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info1_page_cfg_scramble_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info1_page_cfg_ecc_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info1_page_cfg_he_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_0_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_0_rd_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_0_prog_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_0_erase_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_0_scramble_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_0_ecc_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_0_he_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_1_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_1_rd_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_1_prog_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_1_erase_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_1_scramble_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_1_ecc_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_page_cfg_1_he_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_0_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_0_rd_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_0_prog_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_0_erase_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_0_scramble_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_0_ecc_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_0_he_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_1_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_1_rd_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_1_prog_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_1_erase_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_1_scramble_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_1_ecc_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_1_he_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_2_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_2_rd_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_2_prog_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_2_erase_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_2_scramble_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_2_ecc_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_2_he_en_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_3_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_3_rd_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_3_prog_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_3_erase_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_3_scramble_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_3_ecc_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_3_he_en_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_4_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_4_rd_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_4_prog_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_4_erase_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_4_scramble_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_4_ecc_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_4_he_en_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_5_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_5_rd_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_5_prog_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_5_erase_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_5_scramble_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_5_ecc_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_5_he_en_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_6_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_6_rd_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_6_prog_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_6_erase_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_6_scramble_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_6_ecc_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_6_he_en_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_7_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_7_rd_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_7_prog_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_7_erase_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_7_scramble_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_7_ecc_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_7_he_en_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_8_en_8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_8_rd_en_8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_8_prog_en_8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_8_erase_en_8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_8_scramble_en_8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_8_ecc_en_8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_8_he_en_8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_9_en_9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_9_rd_en_9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_9_prog_en_9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_9_erase_en_9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_9_scramble_en_9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_9_ecc_en_9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_page_cfg_9_he_en_9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info1_page_cfg_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info1_page_cfg_rd_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info1_page_cfg_prog_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info1_page_cfg_erase_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info1_page_cfg_scramble_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info1_page_cfg_ecc_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info1_page_cfg_he_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_0_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_0_rd_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_0_prog_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_0_erase_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_0_scramble_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_0_ecc_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_0_he_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_1_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_1_rd_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_1_prog_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_1_erase_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_1_scramble_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_1_ecc_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_page_cfg_1_he_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_hw_info_cfg_override_scramble_dis.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_hw_info_cfg_override_ecc_dis.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr5_field4.wr_en_data_arb

	Total	Covered	Percent
Conditions	6	6	100.00
Logical	6	6	100.00
Non-Logical	0	0
Event	0	0

 LINE       33
 EXPRESSION (we | de)
             -1   -2

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Unreachable
1	0	Covered	T1,T2,T3

 LINE       34
 EXPRESSION ((we == 1'b1) ? wd : d)
             ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       34
 SUB-EXPRESSION (we == 1'b1)
                ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

Cond Coverage for Module : prim_subreg_arb ( parameter DW=12,SwAccess=0,Mubi=0 )
Cond Coverage for Module self-instances :

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_control_num.wr_en_data_arb

	Total	Covered	Percent
Conditions	6	6	100.00
Logical	6	6	100.00
Non-Logical	0	0
Event	0	0

 LINE       33
 EXPRESSION (we | de)
             -1   -2

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Unreachable
1	0	Covered	T1,T2,T3

 LINE       34
 EXPRESSION ((we == 1'b1) ? wd : d)
             ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       34
 SUB-EXPRESSION (we == 1'b1)
                ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

Cond Coverage for Module : prim_subreg_arb ( parameter DW=10,SwAccess=0,Mubi=0 )
Cond Coverage for Module self-instances :

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_0_size_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_1_size_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_2_size_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_3_size_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_4_size_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_5_size_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_6_size_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_region_7_size_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr12.wr_en_data_arb

	Total	Covered	Percent
Conditions	6	6	100.00
Logical	6	6	100.00
Non-Logical	0	0
Event	0	0

 LINE       33
 EXPRESSION (we | de)
             -1   -2

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Unreachable
1	0	Covered	T1,T2,T3

 LINE       34
 EXPRESSION ((we == 1'b1) ? wd : d)
             ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       34
 SUB-EXPRESSION (we == 1'b1)
                ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

Cond Coverage for Module : prim_subreg_arb ( parameter DW=1,SwAccess=3,Mubi=0 )
Cond Coverage for Module self-instances :

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_intr_state_op_done.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_intr_state_corr_err.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_err_code_op_err.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_err_code_mp_err.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_err_code_rd_err.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_err_code_prog_err.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_err_code_prog_win_err.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_err_code_prog_type_err.wr_en_data_arb

SCORE	COND
80.00	60.00

tb.dut.u_reg_core.u_err_code_update_err.wr_en_data_arb

SCORE	COND
80.00	60.00

tb.dut.u_reg_core.u_err_code_macro_err.wr_en_data_arb

SCORE	COND
80.00	60.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr2_field0.wr_en_data_arb

SCORE	COND
80.00	60.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr2_field1.wr_en_data_arb

SCORE	COND
80.00	60.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr2_field2.wr_en_data_arb

SCORE	COND
80.00	60.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr2_field4.wr_en_data_arb

SCORE	COND
80.00	60.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr2_field5.wr_en_data_arb

SCORE	COND
80.00	60.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr2_field6.wr_en_data_arb

SCORE	COND
80.00	60.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr20_field0.wr_en_data_arb

SCORE	COND
80.00	60.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr20_field1.wr_en_data_arb

	Total	Covered	Percent
Conditions	10	10	100.00
Logical	10	10	100.00
Non-Logical	0	0
Event	0	0

 LINE       88
 EXPRESSION (we | de)
             -1   -2

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3

 LINE       110
 EXPRESSION ((de ? d : q) & (we ? ((~wd)) : '1))
             ------1-----   ---------2---------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       110
 SUB-EXPRESSION (de ? d : q)
                 -1

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       110
 SUB-EXPRESSION (we ? ((~wd)) : '1)
                 -1

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

Cond Coverage for Module : prim_subreg_arb ( parameter DW=1,SwAccess=4,Mubi=0 )
Cond Coverage for Module self-instances :

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_init.wr_en_data_arb

	Total	Covered	Percent
Conditions	8	8	100.00
Logical	8	8	100.00
Non-Logical	0	0
Event	0	0

 LINE       60
 EXPRESSION (we | de)
             -1   -2

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Unreachable
1	0	Covered	T1,T2,T3

 LINE       82
 EXPRESSION ((de ? d : q) | (we ? wd : '0))
             ------1-----   -------2------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3

 LINE       82
 SUB-EXPRESSION (de ? d : q)
                 -1

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Unreachable

 LINE       82
 SUB-EXPRESSION (we ? wd : '0)
                 -1

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

Cond Coverage for Module : prim_subreg_arb ( parameter DW=1,SwAccess=5,Mubi=0 )
Cond Coverage for Module self-instances :

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_prog_type_en_normal.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_prog_type_en_repair.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_region_cfg_regwen_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_region_cfg_regwen_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_region_cfg_regwen_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_region_cfg_regwen_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_region_cfg_regwen_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_region_cfg_regwen_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_region_cfg_regwen_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_region_cfg_regwen_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info0_regwen_9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info1_regwen.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_regwen_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank0_info2_regwen_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_3.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info0_regwen_9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info1_regwen.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_regwen_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank1_info2_regwen_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_bank_cfg_regwen.wr_en_data_arb

SCORE	COND
95.00	90.00

tb.dut.u_reg_core.u_fault_status_phy_relbl_err.wr_en_data_arb

SCORE	COND
95.00	90.00

tb.dut.u_reg_core.u_fault_status_phy_storage_err.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr0_regwen.wr_en_data_arb

	Total	Covered	Percent
Conditions	10	10	100.00
Logical	10	10	100.00
Non-Logical	0	0
Event	0	0

 LINE       113
 EXPRESSION (we | de)
             -1   -2

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T23,T24,T42
1	0	Covered	T41,T144,T176

 LINE       135
 EXPRESSION ((de ? d : q) & (we ? wd : '1))
             ------1-----   -------2------

-1-	-2-	Status	Tests
0	1	Covered	T41,T144,T176
1	0	Covered	T41,T144,T176
1	1	Covered	T1,T2,T3

 LINE       135
 SUB-EXPRESSION (de ? d : q)
                 -1

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T23,T24,T42

 LINE       135
 SUB-EXPRESSION (we ? wd : '1)
                 -1

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T41,T144,T176

Cond Coverage for Module : prim_subreg_arb ( parameter DW=1,SwAccess=0,Mubi=0 )
Cond Coverage for Module self-instances :

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_intr_enable_prog_empty.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_intr_enable_prog_lvl.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_intr_enable_rd_full.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_intr_enable_rd_lvl.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_intr_enable_op_done.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_intr_enable_corr_err.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_control_start.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_control_prog_sel.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_control_erase_sel.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_control_partition_sel.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_erase_suspend.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_bank_cfg_shadowed_erase_en_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_bank_cfg_shadowed_erase_en_0.staged_reg.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_bank_cfg_shadowed_erase_en_0.shadow_reg.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_bank_cfg_shadowed_erase_en_0.committed_reg.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_bank_cfg_shadowed_erase_en_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_bank_cfg_shadowed_erase_en_1.staged_reg.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_bank_cfg_shadowed_erase_en_1.shadow_reg.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_mp_bank_cfg_shadowed_erase_en_1.committed_reg.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_op_status_done.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_op_status_err.wr_en_data_arb

SCORE	COND
66.67	50.00

tb.dut.u_reg_core.u_phy_alert_cfg_alert_ack.wr_en_data_arb

SCORE	COND
66.67	50.00

tb.dut.u_reg_core.u_phy_alert_cfg_alert_trig.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_fifo_rst.wr_en_data_arb

SCORE	COND
95.24	85.71

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr2_field3.wr_en_data_arb

SCORE	COND
95.24	85.71

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr2_field7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field6.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field7.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr13_field1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr14_field1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr15_field1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr16_field1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr17_field1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr18.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr19.wr_en_data_arb

	Total	Covered	Percent
Conditions	7	7	100.00
Logical	7	7	100.00
Non-Logical	0	0
Event	0	0

 LINE       33
 EXPRESSION (we | de)
             -1   -2

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3

 LINE       34
 EXPRESSION ((we == 1'b1) ? wd : d)
             ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       34
 SUB-EXPRESSION (we == 1'b1)
                ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

Cond Coverage for Module : prim_subreg_arb ( parameter DW=5,SwAccess=0,Mubi=0 )
Cond Coverage for Module self-instances :

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_fifo_lvl_prog.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_fifo_lvl_rd.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr1_field1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr5_field3.wr_en_data_arb

	Total	Covered	Percent
Conditions	6	6	100.00
Logical	6	6	100.00
Non-Logical	0	0
Event	0	0

 LINE       33
 EXPRESSION (we | de)
             -1   -2

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Unreachable
1	0	Covered	T3,T19,T31

 LINE       34
 EXPRESSION ((we == 1'b1) ? wd : d)
             ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T3,T19,T31

 LINE       34
 SUB-EXPRESSION (we == 1'b1)
                ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T3,T19,T31

Cond Coverage for Module : prim_subreg_arb ( parameter DW=20,SwAccess=0,Mubi=0 )
Cond Coverage for Module self-instances :

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_addr.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr13_field0.wr_en_data_arb

	Total	Covered	Percent
Conditions	6	6	100.00
Logical	6	6	100.00
Non-Logical	0	0
Event	0	0

 LINE       33
 EXPRESSION (we | de)
             -1   -2

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Unreachable
1	0	Covered	T1,T2,T3

 LINE       34
 EXPRESSION ((we == 1'b1) ? wd : d)
             ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       34
 SUB-EXPRESSION (we == 1'b1)
                ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

Cond Coverage for Module : prim_subreg_arb ( parameter DW=2,SwAccess=0,Mubi=0 )
Cond Coverage for Module self-instances :

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_control_op.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_control_info_sel.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr3_field9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr5_field1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field4.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field5.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field6.wr_en_data_arb

	Total	Covered	Percent
Conditions	6	6	100.00
Logical	6	6	100.00
Non-Logical	0	0
Event	0	0

 LINE       33
 EXPRESSION (we | de)
             -1   -2

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Unreachable
1	0	Covered	T1,T2,T3

 LINE       34
 EXPRESSION ((we == 1'b1) ? wd : d)
             ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       34
 SUB-EXPRESSION (we == 1'b1)
                ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

Cond Coverage for Module : prim_subreg_arb ( parameter DW=8,SwAccess=0,Mubi=0 )
Cond Coverage for Module self-instances :

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_ecc_single_err_cnt_ecc_single_err_cnt_0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_ecc_single_err_cnt_ecc_single_err_cnt_1.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr1_field0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr6_field2.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr7_field0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr14_field0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr15_field0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr16_field0.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr17_field0.wr_en_data_arb

	Total	Covered	Percent
Conditions	7	7	100.00
Logical	7	7	100.00
Non-Logical	0	0
Event	0	0

 LINE       33
 EXPRESSION (we | de)
             -1   -2

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T24,T21
1	0	Covered	T53,T54,T55

 LINE       34
 EXPRESSION ((we == 1'b1) ? wd : d)
             ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T53,T54,T55

 LINE       34
 SUB-EXPRESSION (we == 1'b1)
                ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T53,T54,T55

Cond Coverage for Module : prim_subreg_arb ( parameter DW=32,SwAccess=0,Mubi=0 )
Cond Coverage for Module self-instances :

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_exec.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_reg_core.u_scratch.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr8.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr9.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr10.wr_en_data_arb

SCORE	COND
100.00	100.00

tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_csr11.wr_en_data_arb

	Total	Covered	Percent
Conditions	6	6	100.00
Logical	6	6	100.00
Non-Logical	0	0
Event	0	0

 LINE       33
 EXPRESSION (we | de)
             -1   -2

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Unreachable
1	0	Covered	T39,T59,T60

 LINE       34
 EXPRESSION ((we == 1'b1) ? wd : d)
             ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T39,T59,T60

 LINE       34
 SUB-EXPRESSION (we == 1'b1)
                ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T39,T59,T60

Branch Coverage for Module : prim_subreg_arb

	Line No.	Total	Covered	Percent
Branches		2	2	100.00
TERNARY	34	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_subreg_0/rtl/prim_subreg_arb.sv' or '../src/lowrisc_prim_subreg_0/rtl/prim_subreg_arb.sv was not found/opened, so annotated branch coverage report could not be generated.



	LineNo.	Expression
-1-:	34	((we == 1'b1)) ?

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3