Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
94.90 95.81 93.39 94.81 89.80 98.03 94.61 97.87


Total test records in report: 1094
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html
T837 /workspace/coverage/default/30.flash_ctrl_intr_rd.555290916 May 07 02:04:22 PM PDT 24 May 07 02:06:49 PM PDT 24 1689581900 ps
T838 /workspace/coverage/default/70.flash_ctrl_otp_reset.3881001507 May 07 02:06:55 PM PDT 24 May 07 02:09:04 PM PDT 24 172585900 ps
T839 /workspace/coverage/default/14.flash_ctrl_re_evict.3674872532 May 07 02:00:40 PM PDT 24 May 07 02:01:19 PM PDT 24 447428300 ps
T840 /workspace/coverage/default/6.flash_ctrl_invalid_op.3180755188 May 07 01:55:59 PM PDT 24 May 07 01:57:27 PM PDT 24 4027829300 ps
T841 /workspace/coverage/default/10.flash_ctrl_alert_test.2395216631 May 07 01:59:12 PM PDT 24 May 07 01:59:26 PM PDT 24 33415200 ps
T842 /workspace/coverage/default/37.flash_ctrl_alert_test.2727118331 May 07 02:05:21 PM PDT 24 May 07 02:05:35 PM PDT 24 52359000 ps
T843 /workspace/coverage/default/9.flash_ctrl_ro_serr.3310001337 May 07 01:58:24 PM PDT 24 May 07 02:00:22 PM PDT 24 2613167400 ps
T844 /workspace/coverage/default/3.flash_ctrl_hw_sec_otp.1137253294 May 07 01:53:04 PM PDT 24 May 07 01:54:07 PM PDT 24 2490630900 ps
T845 /workspace/coverage/default/21.flash_ctrl_intr_rd_slow_flash.3077389352 May 07 02:02:53 PM PDT 24 May 07 02:06:29 PM PDT 24 8922051500 ps
T846 /workspace/coverage/default/4.flash_ctrl_ro.1669209368 May 07 01:54:36 PM PDT 24 May 07 01:56:47 PM PDT 24 2901417600 ps
T847 /workspace/coverage/default/1.flash_ctrl_error_prog_win.3637674270 May 07 01:50:10 PM PDT 24 May 07 02:07:39 PM PDT 24 1548661800 ps
T848 /workspace/coverage/default/0.flash_ctrl_ro.480811215 May 07 01:48:12 PM PDT 24 May 07 01:50:44 PM PDT 24 722713000 ps
T308 /workspace/coverage/default/2.flash_ctrl_intr_rd_slow_flash.2529960287 May 07 01:52:13 PM PDT 24 May 07 01:58:06 PM PDT 24 36467312600 ps
T343 /workspace/coverage/default/26.flash_ctrl_disable.1472878435 May 07 02:03:45 PM PDT 24 May 07 02:04:07 PM PDT 24 10818700 ps
T92 /workspace/coverage/default/3.flash_ctrl_fetch_code.3181967188 May 07 01:53:13 PM PDT 24 May 07 01:53:37 PM PDT 24 1369132900 ps
T849 /workspace/coverage/default/0.flash_ctrl_error_prog_type.2002784723 May 07 01:47:55 PM PDT 24 May 07 02:44:24 PM PDT 24 4511720200 ps
T850 /workspace/coverage/default/6.flash_ctrl_sec_info_access.1382720128 May 07 01:56:26 PM PDT 24 May 07 01:57:27 PM PDT 24 4702533000 ps
T851 /workspace/coverage/default/46.flash_ctrl_smoke.2129865383 May 07 02:06:13 PM PDT 24 May 07 02:08:39 PM PDT 24 31348200 ps
T852 /workspace/coverage/default/3.flash_ctrl_full_mem_access.4158670432 May 07 01:53:17 PM PDT 24 May 07 02:33:41 PM PDT 24 86482635800 ps
T853 /workspace/coverage/default/8.flash_ctrl_ro.2580891137 May 07 01:57:29 PM PDT 24 May 07 01:59:38 PM PDT 24 1772938900 ps
T854 /workspace/coverage/default/16.flash_ctrl_intr_rd_slow_flash.4248626353 May 07 02:01:30 PM PDT 24 May 07 02:05:25 PM PDT 24 16847549900 ps
T855 /workspace/coverage/default/31.flash_ctrl_intr_rd_slow_flash.3425071672 May 07 02:04:33 PM PDT 24 May 07 02:07:52 PM PDT 24 32643239700 ps
T856 /workspace/coverage/default/22.flash_ctrl_hw_sec_otp.1286165801 May 07 02:02:58 PM PDT 24 May 07 02:04:28 PM PDT 24 12800700400 ps
T857 /workspace/coverage/default/6.flash_ctrl_connect.3786125559 May 07 01:56:26 PM PDT 24 May 07 01:56:42 PM PDT 24 22092700 ps
T858 /workspace/coverage/default/5.flash_ctrl_ro.3082860294 May 07 01:55:19 PM PDT 24 May 07 01:57:23 PM PDT 24 631886900 ps
T859 /workspace/coverage/default/9.flash_ctrl_error_mp.1268759135 May 07 01:58:19 PM PDT 24 May 07 02:37:06 PM PDT 24 48505650100 ps
T860 /workspace/coverage/default/16.flash_ctrl_intr_rd.2922078926 May 07 02:01:21 PM PDT 24 May 07 02:04:21 PM PDT 24 1921495400 ps
T861 /workspace/coverage/default/17.flash_ctrl_intr_rd.3070225741 May 07 02:01:50 PM PDT 24 May 07 02:04:46 PM PDT 24 1300982000 ps
T862 /workspace/coverage/default/12.flash_ctrl_ro.1945289356 May 07 01:59:47 PM PDT 24 May 07 02:01:36 PM PDT 24 552990600 ps
T863 /workspace/coverage/default/68.flash_ctrl_otp_reset.2374562723 May 07 02:06:50 PM PDT 24 May 07 02:09:02 PM PDT 24 39968400 ps
T864 /workspace/coverage/default/31.flash_ctrl_intr_rd.3201072024 May 07 02:04:34 PM PDT 24 May 07 02:07:24 PM PDT 24 4080247600 ps
T865 /workspace/coverage/default/1.flash_ctrl_hw_rma.2356778654 May 07 01:50:00 PM PDT 24 May 07 02:22:35 PM PDT 24 122562452800 ps
T866 /workspace/coverage/default/1.flash_ctrl_fs_sup.3349099618 May 07 01:51:14 PM PDT 24 May 07 01:51:50 PM PDT 24 382797800 ps
T867 /workspace/coverage/default/8.flash_ctrl_rand_ops.865930791 May 07 01:57:17 PM PDT 24 May 07 02:15:36 PM PDT 24 841755800 ps
T868 /workspace/coverage/default/14.flash_ctrl_ro.1278035473 May 07 02:00:34 PM PDT 24 May 07 02:02:35 PM PDT 24 6562606600 ps
T869 /workspace/coverage/default/20.flash_ctrl_otp_reset.3670598793 May 07 02:02:46 PM PDT 24 May 07 02:04:35 PM PDT 24 557000600 ps
T870 /workspace/coverage/default/0.flash_ctrl_read_word_sweep_serr.2668295774 May 07 01:48:11 PM PDT 24 May 07 01:48:35 PM PDT 24 366496400 ps
T871 /workspace/coverage/default/49.flash_ctrl_sec_info_access.81250861 May 07 02:06:27 PM PDT 24 May 07 02:07:22 PM PDT 24 398287500 ps
T872 /workspace/coverage/default/0.flash_ctrl_read_word_sweep_derr.2720829438 May 07 01:48:19 PM PDT 24 May 07 01:48:43 PM PDT 24 62239800 ps
T873 /workspace/coverage/default/9.flash_ctrl_prog_reset.821733991 May 07 01:58:40 PM PDT 24 May 07 01:58:54 PM PDT 24 202279500 ps
T874 /workspace/coverage/default/3.flash_ctrl_rw.445213146 May 07 01:53:22 PM PDT 24 May 07 02:05:00 PM PDT 24 4983690300 ps
T875 /workspace/coverage/default/3.flash_ctrl_lcmgr_intg.533260778 May 07 01:54:00 PM PDT 24 May 07 01:54:14 PM PDT 24 42443900 ps
T173 /workspace/coverage/default/4.flash_ctrl_hw_read_seed_err.2369319435 May 07 01:55:01 PM PDT 24 May 07 01:55:16 PM PDT 24 25828000 ps
T876 /workspace/coverage/default/19.flash_ctrl_rand_ops.1206037227 May 07 02:02:19 PM PDT 24 May 07 02:19:06 PM PDT 24 1673257100 ps
T877 /workspace/coverage/default/8.flash_ctrl_otp_reset.1815801225 May 07 01:57:20 PM PDT 24 May 07 01:59:31 PM PDT 24 43239900 ps
T878 /workspace/coverage/default/12.flash_ctrl_hw_rma_reset.3663073911 May 07 01:59:43 PM PDT 24 May 07 02:14:12 PM PDT 24 140172114100 ps
T234 /workspace/coverage/default/2.flash_ctrl_wr_intg.1646255666 May 07 01:52:30 PM PDT 24 May 07 01:52:46 PM PDT 24 157056000 ps
T879 /workspace/coverage/default/19.flash_ctrl_ro.2828114315 May 07 02:02:24 PM PDT 24 May 07 02:04:45 PM PDT 24 2346963600 ps
T363 /workspace/coverage/default/27.flash_ctrl_sec_info_access.3775207228 May 07 02:03:56 PM PDT 24 May 07 02:05:02 PM PDT 24 3779888500 ps
T880 /workspace/coverage/default/10.flash_ctrl_hw_sec_otp.2520888572 May 07 01:58:49 PM PDT 24 May 07 02:02:17 PM PDT 24 5264626800 ps
T881 /workspace/coverage/default/15.flash_ctrl_invalid_op.388801760 May 07 02:00:50 PM PDT 24 May 07 02:02:01 PM PDT 24 1626791500 ps
T882 /workspace/coverage/default/11.flash_ctrl_smoke.358760143 May 07 01:59:11 PM PDT 24 May 07 02:02:01 PM PDT 24 95280600 ps
T883 /workspace/coverage/default/14.flash_ctrl_rw.1218389119 May 07 02:00:34 PM PDT 24 May 07 02:09:44 PM PDT 24 8383501900 ps
T884 /workspace/coverage/default/2.flash_ctrl_wo.1621656208 May 07 01:51:56 PM PDT 24 May 07 01:55:00 PM PDT 24 10629370200 ps
T371 /workspace/coverage/default/30.flash_ctrl_sec_info_access.221793396 May 07 02:04:27 PM PDT 24 May 07 02:05:23 PM PDT 24 393310100 ps
T885 /workspace/coverage/default/15.flash_ctrl_otp_reset.3053474233 May 07 02:00:45 PM PDT 24 May 07 02:02:56 PM PDT 24 119436900 ps
T886 /workspace/coverage/default/35.flash_ctrl_hw_sec_otp.776930974 May 07 02:05:04 PM PDT 24 May 07 02:07:21 PM PDT 24 1555621200 ps
T887 /workspace/coverage/default/38.flash_ctrl_alert_test.1691969224 May 07 02:05:33 PM PDT 24 May 07 02:05:47 PM PDT 24 42516100 ps
T888 /workspace/coverage/default/4.flash_ctrl_hw_sec_otp.53267818 May 07 01:54:21 PM PDT 24 May 07 01:56:30 PM PDT 24 15028777000 ps
T889 /workspace/coverage/default/3.flash_ctrl_sw_op.2337023769 May 07 01:52:58 PM PDT 24 May 07 01:53:25 PM PDT 24 134295900 ps
T372 /workspace/coverage/default/32.flash_ctrl_sec_info_access.441610204 May 07 02:04:44 PM PDT 24 May 07 02:05:48 PM PDT 24 6504303000 ps
T890 /workspace/coverage/default/29.flash_ctrl_sec_info_access.2784200937 May 07 02:04:21 PM PDT 24 May 07 02:05:25 PM PDT 24 1188530000 ps
T891 /workspace/coverage/default/33.flash_ctrl_sec_info_access.1217756100 May 07 02:04:58 PM PDT 24 May 07 02:06:03 PM PDT 24 12723761200 ps
T892 /workspace/coverage/default/20.flash_ctrl_hw_sec_otp.1935130840 May 07 02:02:45 PM PDT 24 May 07 02:06:44 PM PDT 24 3183046200 ps
T893 /workspace/coverage/default/4.flash_ctrl_intr_rd.2428079145 May 07 01:54:47 PM PDT 24 May 07 01:57:42 PM PDT 24 1185921600 ps
T894 /workspace/coverage/default/0.flash_ctrl_error_prog_win.134209716 May 07 01:47:56 PM PDT 24 May 07 02:01:25 PM PDT 24 1055332200 ps
T895 /workspace/coverage/default/36.flash_ctrl_otp_reset.682455411 May 07 02:05:16 PM PDT 24 May 07 02:07:30 PM PDT 24 287048600 ps
T896 /workspace/coverage/default/16.flash_ctrl_alert_test.1440548007 May 07 02:01:39 PM PDT 24 May 07 02:01:53 PM PDT 24 36263400 ps
T897 /workspace/coverage/default/2.flash_ctrl_re_evict.1954519217 May 07 01:52:19 PM PDT 24 May 07 01:52:52 PM PDT 24 139152300 ps
T898 /workspace/coverage/default/3.flash_ctrl_erase_suspend.3643399357 May 07 01:53:04 PM PDT 24 May 07 02:02:19 PM PDT 24 15954123800 ps
T899 /workspace/coverage/default/24.flash_ctrl_smoke.3438140871 May 07 02:03:23 PM PDT 24 May 07 02:05:24 PM PDT 24 16504800 ps
T900 /workspace/coverage/default/26.flash_ctrl_intr_rd.1660025004 May 07 02:03:41 PM PDT 24 May 07 02:07:38 PM PDT 24 1244281300 ps
T901 /workspace/coverage/default/9.flash_ctrl_hw_sec_otp.2167775489 May 07 01:58:07 PM PDT 24 May 07 01:58:44 PM PDT 24 638015700 ps
T902 /workspace/coverage/default/24.flash_ctrl_otp_reset.2794803363 May 07 02:03:21 PM PDT 24 May 07 02:05:35 PM PDT 24 144385000 ps
T903 /workspace/coverage/default/21.flash_ctrl_otp_reset.1230070089 May 07 02:02:52 PM PDT 24 May 07 02:04:40 PM PDT 24 180163300 ps
T904 /workspace/coverage/default/4.flash_ctrl_error_mp.2610495928 May 07 01:54:36 PM PDT 24 May 07 02:32:15 PM PDT 24 6875617700 ps
T905 /workspace/coverage/default/17.flash_ctrl_mp_regions.2828238699 May 07 02:01:44 PM PDT 24 May 07 02:04:05 PM PDT 24 8214466200 ps
T906 /workspace/coverage/default/22.flash_ctrl_sec_info_access.437389343 May 07 02:03:11 PM PDT 24 May 07 02:04:28 PM PDT 24 1961893200 ps
T907 /workspace/coverage/default/1.flash_ctrl_sw_op.3756178184 May 07 01:49:40 PM PDT 24 May 07 01:50:06 PM PDT 24 41649200 ps
T168 /workspace/coverage/default/1.flash_ctrl_mid_op_rst.4180405811 May 07 01:50:08 PM PDT 24 May 07 01:51:22 PM PDT 24 4009484800 ps
T908 /workspace/coverage/default/29.flash_ctrl_alert_test.1755049154 May 07 02:04:20 PM PDT 24 May 07 02:04:35 PM PDT 24 55959100 ps
T909 /workspace/coverage/default/19.flash_ctrl_phy_arb.3993065210 May 07 02:02:28 PM PDT 24 May 07 02:05:40 PM PDT 24 96853200 ps
T910 /workspace/coverage/default/17.flash_ctrl_rand_ops.2000425987 May 07 02:01:42 PM PDT 24 May 07 02:05:02 PM PDT 24 197236800 ps
T911 /workspace/coverage/default/0.flash_ctrl_mid_op_rst.1053940004 May 07 01:47:55 PM PDT 24 May 07 01:49:04 PM PDT 24 1686530300 ps
T912 /workspace/coverage/default/16.flash_ctrl_mp_regions.1120347289 May 07 02:01:21 PM PDT 24 May 07 02:03:55 PM PDT 24 3863703100 ps
T913 /workspace/coverage/default/18.flash_ctrl_hw_rma_reset.1448409810 May 07 02:02:04 PM PDT 24 May 07 02:18:16 PM PDT 24 160177231000 ps
T914 /workspace/coverage/default/17.flash_ctrl_ro.1665970718 May 07 02:01:50 PM PDT 24 May 07 02:03:47 PM PDT 24 694886200 ps
T915 /workspace/coverage/default/15.flash_ctrl_hw_sec_otp.3162449927 May 07 02:00:45 PM PDT 24 May 07 02:01:47 PM PDT 24 10785064300 ps
T916 /workspace/coverage/default/7.flash_ctrl_error_mp.3309325501 May 07 01:56:46 PM PDT 24 May 07 02:36:20 PM PDT 24 13493041200 ps
T917 /workspace/coverage/default/19.flash_ctrl_intr_rd.579436771 May 07 02:02:31 PM PDT 24 May 07 02:05:19 PM PDT 24 1542546600 ps
T918 /workspace/coverage/default/31.flash_ctrl_smoke.2253712157 May 07 02:04:28 PM PDT 24 May 07 02:08:54 PM PDT 24 687660700 ps
T919 /workspace/coverage/default/54.flash_ctrl_connect.2474157325 May 07 02:06:33 PM PDT 24 May 07 02:06:50 PM PDT 24 28752900 ps
T920 /workspace/coverage/default/22.flash_ctrl_smoke.1358509554 May 07 02:02:57 PM PDT 24 May 07 02:04:39 PM PDT 24 20322600 ps
T921 /workspace/coverage/default/12.flash_ctrl_alert_test.1254713325 May 07 01:59:57 PM PDT 24 May 07 02:00:11 PM PDT 24 62866400 ps
T922 /workspace/coverage/default/74.flash_ctrl_connect.2063016363 May 07 02:06:56 PM PDT 24 May 07 02:07:11 PM PDT 24 23957500 ps
T923 /workspace/coverage/default/9.flash_ctrl_hw_prog_rma_wipe_err.2548765471 May 07 01:58:40 PM PDT 24 May 07 01:59:52 PM PDT 24 10018221000 ps
T924 /workspace/coverage/default/4.flash_ctrl_otp_reset.1606292814 May 07 01:54:20 PM PDT 24 May 07 01:56:34 PM PDT 24 130168700 ps
T925 /workspace/coverage/default/2.flash_ctrl_fetch_code.782177614 May 07 01:51:50 PM PDT 24 May 07 01:52:11 PM PDT 24 100867100 ps
T926 /workspace/coverage/default/28.flash_ctrl_otp_reset.1663838109 May 07 02:04:04 PM PDT 24 May 07 02:05:56 PM PDT 24 133137600 ps
T927 /workspace/coverage/default/2.flash_ctrl_config_regwen.1934866723 May 07 01:52:46 PM PDT 24 May 07 01:53:02 PM PDT 24 38794900 ps
T928 /workspace/coverage/default/14.flash_ctrl_intr_rd.243153960 May 07 02:00:33 PM PDT 24 May 07 02:03:03 PM PDT 24 2381502400 ps
T929 /workspace/coverage/default/37.flash_ctrl_intr_rd.1616033891 May 07 02:05:15 PM PDT 24 May 07 02:07:44 PM PDT 24 1153846700 ps
T247 /workspace/coverage/default/3.flash_ctrl_otp_reset.2267933263 May 07 01:53:12 PM PDT 24 May 07 01:55:24 PM PDT 24 68670000 ps
T930 /workspace/coverage/default/17.flash_ctrl_lcmgr_intg.1043575448 May 07 02:01:58 PM PDT 24 May 07 02:02:11 PM PDT 24 36212100 ps
T931 /workspace/coverage/default/2.flash_ctrl_rand_ops.1492804493 May 07 01:51:29 PM PDT 24 May 07 02:10:35 PM PDT 24 3220100400 ps
T932 /workspace/coverage/default/14.flash_ctrl_sec_info_access.2102160736 May 07 02:00:39 PM PDT 24 May 07 02:01:41 PM PDT 24 1974206400 ps
T933 /workspace/coverage/default/6.flash_ctrl_rw_evict_all_en.3594635347 May 07 01:56:18 PM PDT 24 May 07 01:56:50 PM PDT 24 74895000 ps
T934 /workspace/coverage/default/31.flash_ctrl_otp_reset.3761962182 May 07 02:04:27 PM PDT 24 May 07 02:06:41 PM PDT 24 79657400 ps
T935 /workspace/coverage/default/0.flash_ctrl_alert_test.1805611686 May 07 01:49:31 PM PDT 24 May 07 01:49:46 PM PDT 24 24424100 ps
T936 /workspace/coverage/default/15.flash_ctrl_lcmgr_intg.108523780 May 07 02:01:10 PM PDT 24 May 07 02:01:25 PM PDT 24 63912800 ps
T937 /workspace/coverage/default/18.flash_ctrl_phy_arb.3228265715 May 07 02:02:04 PM PDT 24 May 07 02:05:49 PM PDT 24 61189100 ps
T938 /workspace/coverage/default/28.flash_ctrl_prog_reset.1462340225 May 07 02:04:04 PM PDT 24 May 07 02:04:18 PM PDT 24 315083200 ps
T939 /workspace/coverage/default/1.flash_ctrl_phy_host_grant_err.3144783022 May 07 01:51:12 PM PDT 24 May 07 01:51:27 PM PDT 24 41330800 ps
T940 /workspace/coverage/default/41.flash_ctrl_otp_reset.1889840923 May 07 02:05:50 PM PDT 24 May 07 02:08:01 PM PDT 24 148221200 ps
T941 /workspace/coverage/default/73.flash_ctrl_otp_reset.1788933617 May 07 02:06:56 PM PDT 24 May 07 02:09:09 PM PDT 24 521739400 ps
T942 /workspace/coverage/default/58.flash_ctrl_otp_reset.3841044666 May 07 02:06:38 PM PDT 24 May 07 02:08:28 PM PDT 24 40321400 ps
T191 /workspace/coverage/default/1.flash_ctrl_rd_intg.1917834027 May 07 01:51:02 PM PDT 24 May 07 01:51:36 PM PDT 24 543039300 ps
T943 /workspace/coverage/default/30.flash_ctrl_hw_sec_otp.2577448722 May 07 02:04:21 PM PDT 24 May 07 02:06:33 PM PDT 24 4567883400 ps
T944 /workspace/coverage/default/31.flash_ctrl_rw_evict.2565031246 May 07 02:04:34 PM PDT 24 May 07 02:05:06 PM PDT 24 71516900 ps
T945 /workspace/coverage/default/17.flash_ctrl_hw_prog_rma_wipe_err.3805591798 May 07 02:02:01 PM PDT 24 May 07 02:02:59 PM PDT 24 10036386600 ps
T946 /workspace/coverage/default/71.flash_ctrl_connect.1817422714 May 07 02:06:55 PM PDT 24 May 07 02:07:11 PM PDT 24 27101800 ps
T947 /workspace/coverage/default/4.flash_ctrl_hw_prog_rma_wipe_err.2409622618 May 07 01:55:02 PM PDT 24 May 07 01:56:03 PM PDT 24 10082653300 ps
T948 /workspace/coverage/default/12.flash_ctrl_mp_regions.3964992526 May 07 01:59:49 PM PDT 24 May 07 02:03:49 PM PDT 24 40559959500 ps
T949 /workspace/coverage/default/9.flash_ctrl_alert_test.1611107655 May 07 01:58:42 PM PDT 24 May 07 01:58:56 PM PDT 24 48291600 ps
T950 /workspace/coverage/default/17.flash_ctrl_smoke.2197315817 May 07 02:01:38 PM PDT 24 May 07 02:03:16 PM PDT 24 15634700 ps
T951 /workspace/coverage/default/27.flash_ctrl_intr_rd_slow_flash.2500494821 May 07 02:03:51 PM PDT 24 May 07 02:07:42 PM PDT 24 71820799100 ps
T952 /workspace/coverage/default/4.flash_ctrl_config_regwen.4060187250 May 07 01:55:00 PM PDT 24 May 07 01:55:14 PM PDT 24 34465500 ps
T953 /workspace/coverage/default/28.flash_ctrl_hw_sec_otp.511457395 May 07 02:04:04 PM PDT 24 May 07 02:05:52 PM PDT 24 6711314100 ps
T342 /workspace/coverage/default/22.flash_ctrl_disable.925282662 May 07 02:03:12 PM PDT 24 May 07 02:03:33 PM PDT 24 31241600 ps
T61 /workspace/coverage/cover_reg_top/18.flash_ctrl_csr_mem_rw_with_rand_reset.779387434 May 07 01:25:42 PM PDT 24 May 07 01:26:02 PM PDT 24 31764600 ps
T62 /workspace/coverage/cover_reg_top/2.flash_ctrl_csr_bit_bash.2999232977 May 07 01:25:19 PM PDT 24 May 07 01:26:44 PM PDT 24 3148124700 ps
T63 /workspace/coverage/cover_reg_top/2.flash_ctrl_tl_intg_err.3834270003 May 07 01:25:17 PM PDT 24 May 07 01:37:47 PM PDT 24 824254700 ps
T65 /workspace/coverage/cover_reg_top/18.flash_ctrl_tl_errors.1517385819 May 07 01:25:38 PM PDT 24 May 07 01:26:00 PM PDT 24 642701300 ps
T256 /workspace/coverage/cover_reg_top/39.flash_ctrl_intr_test.4103520130 May 07 01:25:43 PM PDT 24 May 07 01:25:58 PM PDT 24 17215200 ps
T224 /workspace/coverage/cover_reg_top/3.flash_ctrl_same_csr_outstanding.4168192469 May 07 01:25:27 PM PDT 24 May 07 01:26:04 PM PDT 24 186213500 ps
T257 /workspace/coverage/cover_reg_top/48.flash_ctrl_intr_test.958289556 May 07 01:25:43 PM PDT 24 May 07 01:25:58 PM PDT 24 24929800 ps
T954 /workspace/coverage/cover_reg_top/14.flash_ctrl_shadow_reg_errors_with_csr_rw.3276777454 May 07 01:25:37 PM PDT 24 May 07 01:25:55 PM PDT 24 24678700 ps
T235 /workspace/coverage/cover_reg_top/3.flash_ctrl_csr_aliasing.1925807781 May 07 01:25:25 PM PDT 24 May 07 01:26:04 PM PDT 24 2417355300 ps
T225 /workspace/coverage/cover_reg_top/5.flash_ctrl_same_csr_outstanding.3801942942 May 07 01:25:18 PM PDT 24 May 07 01:25:39 PM PDT 24 441647700 ps
T204 /workspace/coverage/cover_reg_top/12.flash_ctrl_tl_errors.741449379 May 07 01:25:29 PM PDT 24 May 07 01:25:48 PM PDT 24 211225300 ps
T955 /workspace/coverage/cover_reg_top/2.flash_ctrl_shadow_reg_errors.810882073 May 07 01:25:16 PM PDT 24 May 07 01:25:34 PM PDT 24 14653300 ps
T956 /workspace/coverage/cover_reg_top/10.flash_ctrl_shadow_reg_errors_with_csr_rw.2384260818 May 07 01:25:41 PM PDT 24 May 07 01:25:59 PM PDT 24 23917600 ps
T258 /workspace/coverage/cover_reg_top/38.flash_ctrl_intr_test.3311393889 May 07 01:25:43 PM PDT 24 May 07 01:25:58 PM PDT 24 225939200 ps
T957 /workspace/coverage/cover_reg_top/3.flash_ctrl_shadow_reg_errors.3394989676 May 07 01:25:11 PM PDT 24 May 07 01:25:26 PM PDT 24 12741100 ps
T206 /workspace/coverage/cover_reg_top/14.flash_ctrl_csr_rw.76642266 May 07 01:25:39 PM PDT 24 May 07 01:25:58 PM PDT 24 255767700 ps
T301 /workspace/coverage/cover_reg_top/23.flash_ctrl_intr_test.3223304763 May 07 01:25:43 PM PDT 24 May 07 01:25:58 PM PDT 24 36672800 ps
T302 /workspace/coverage/cover_reg_top/17.flash_ctrl_intr_test.3865297409 May 07 01:25:36 PM PDT 24 May 07 01:25:53 PM PDT 24 27681600 ps
T211 /workspace/coverage/cover_reg_top/11.flash_ctrl_tl_errors.276610870 May 07 01:25:27 PM PDT 24 May 07 01:25:45 PM PDT 24 70142600 ps
T252 /workspace/coverage/cover_reg_top/2.flash_ctrl_csr_hw_reset.2892305597 May 07 01:25:14 PM PDT 24 May 07 01:25:46 PM PDT 24 26636500 ps
T303 /workspace/coverage/cover_reg_top/33.flash_ctrl_intr_test.1052123152 May 07 01:25:43 PM PDT 24 May 07 01:25:58 PM PDT 24 24992400 ps
T958 /workspace/coverage/cover_reg_top/16.flash_ctrl_shadow_reg_errors.933918821 May 07 01:25:39 PM PDT 24 May 07 01:25:56 PM PDT 24 12769800 ps
T959 /workspace/coverage/cover_reg_top/46.flash_ctrl_intr_test.388380931 May 07 01:25:50 PM PDT 24 May 07 01:26:06 PM PDT 24 52284300 ps
T64 /workspace/coverage/cover_reg_top/1.flash_ctrl_tl_intg_err.1273914055 May 07 01:25:12 PM PDT 24 May 07 01:32:58 PM PDT 24 2211337500 ps
T226 /workspace/coverage/cover_reg_top/3.flash_ctrl_csr_rw.2680518494 May 07 01:25:24 PM PDT 24 May 07 01:25:39 PM PDT 24 64949900 ps
T219 /workspace/coverage/cover_reg_top/1.flash_ctrl_mem_partial_access.1762636156 May 07 01:25:11 PM PDT 24 May 07 01:25:25 PM PDT 24 70515300 ps
T205 /workspace/coverage/cover_reg_top/3.flash_ctrl_tl_intg_err.791116532 May 07 01:25:13 PM PDT 24 May 07 01:37:55 PM PDT 24 1173837000 ps
T227 /workspace/coverage/cover_reg_top/13.flash_ctrl_same_csr_outstanding.3325305281 May 07 01:25:37 PM PDT 24 May 07 01:25:57 PM PDT 24 35385100 ps
T228 /workspace/coverage/cover_reg_top/15.flash_ctrl_csr_rw.4143263458 May 07 01:25:42 PM PDT 24 May 07 01:25:59 PM PDT 24 79528300 ps
T960 /workspace/coverage/cover_reg_top/3.flash_ctrl_mem_walk.1946914474 May 07 01:25:17 PM PDT 24 May 07 01:25:32 PM PDT 24 117935100 ps
T212 /workspace/coverage/cover_reg_top/7.flash_ctrl_csr_mem_rw_with_rand_reset.3123719165 May 07 01:25:26 PM PDT 24 May 07 01:25:44 PM PDT 24 93020500 ps
T229 /workspace/coverage/cover_reg_top/13.flash_ctrl_csr_rw.1267004844 May 07 01:25:36 PM PDT 24 May 07 01:25:52 PM PDT 24 78916700 ps
T961 /workspace/coverage/cover_reg_top/16.flash_ctrl_shadow_reg_errors_with_csr_rw.2652272365 May 07 01:25:36 PM PDT 24 May 07 01:25:54 PM PDT 24 59197100 ps
T213 /workspace/coverage/cover_reg_top/14.flash_ctrl_csr_mem_rw_with_rand_reset.1282421013 May 07 01:25:34 PM PDT 24 May 07 01:25:53 PM PDT 24 56744900 ps
T962 /workspace/coverage/cover_reg_top/10.flash_ctrl_shadow_reg_errors.1314850259 May 07 01:25:36 PM PDT 24 May 07 01:25:54 PM PDT 24 35471700 ps
T295 /workspace/coverage/cover_reg_top/4.flash_ctrl_csr_aliasing.870867362 May 07 01:25:21 PM PDT 24 May 07 01:26:27 PM PDT 24 1801042500 ps
T216 /workspace/coverage/cover_reg_top/19.flash_ctrl_tl_intg_err.1807373615 May 07 01:25:43 PM PDT 24 May 07 01:33:29 PM PDT 24 710584600 ps
T304 /workspace/coverage/cover_reg_top/22.flash_ctrl_intr_test.2624967531 May 07 01:25:44 PM PDT 24 May 07 01:26:00 PM PDT 24 199527200 ps
T963 /workspace/coverage/cover_reg_top/0.flash_ctrl_mem_walk.293010160 May 07 01:25:17 PM PDT 24 May 07 01:25:32 PM PDT 24 41826900 ps
T214 /workspace/coverage/cover_reg_top/11.flash_ctrl_csr_mem_rw_with_rand_reset.3827081932 May 07 01:25:41 PM PDT 24 May 07 01:26:00 PM PDT 24 182185100 ps
T230 /workspace/coverage/cover_reg_top/1.flash_ctrl_same_csr_outstanding.3944744729 May 07 01:25:15 PM PDT 24 May 07 01:25:34 PM PDT 24 40204100 ps
T231 /workspace/coverage/cover_reg_top/19.flash_ctrl_csr_rw.270610451 May 07 01:25:46 PM PDT 24 May 07 01:26:02 PM PDT 24 212488900 ps
T964 /workspace/coverage/cover_reg_top/9.flash_ctrl_shadow_reg_errors_with_csr_rw.2331074597 May 07 01:25:27 PM PDT 24 May 07 01:25:44 PM PDT 24 32916700 ps
T215 /workspace/coverage/cover_reg_top/19.flash_ctrl_tl_errors.1200654822 May 07 01:25:36 PM PDT 24 May 07 01:25:57 PM PDT 24 104073300 ps
T965 /workspace/coverage/cover_reg_top/7.flash_ctrl_shadow_reg_errors_with_csr_rw.2020055633 May 07 01:25:17 PM PDT 24 May 07 01:25:34 PM PDT 24 14770300 ps
T305 /workspace/coverage/cover_reg_top/5.flash_ctrl_intr_test.3793496516 May 07 01:25:17 PM PDT 24 May 07 01:25:33 PM PDT 24 17382900 ps
T966 /workspace/coverage/cover_reg_top/6.flash_ctrl_csr_rw.55901059 May 07 01:25:21 PM PDT 24 May 07 01:25:37 PM PDT 24 37829800 ps
T217 /workspace/coverage/cover_reg_top/19.flash_ctrl_csr_mem_rw_with_rand_reset.2417312304 May 07 01:25:44 PM PDT 24 May 07 01:26:04 PM PDT 24 130308400 ps
T967 /workspace/coverage/cover_reg_top/14.flash_ctrl_same_csr_outstanding.4089133854 May 07 01:25:37 PM PDT 24 May 07 01:25:54 PM PDT 24 144320700 ps
T968 /workspace/coverage/cover_reg_top/15.flash_ctrl_shadow_reg_errors.2520449631 May 07 01:25:42 PM PDT 24 May 07 01:26:00 PM PDT 24 11376100 ps
T259 /workspace/coverage/cover_reg_top/1.flash_ctrl_tl_errors.1943974553 May 07 01:25:11 PM PDT 24 May 07 01:25:29 PM PDT 24 68518700 ps
T969 /workspace/coverage/cover_reg_top/0.flash_ctrl_shadow_reg_errors_with_csr_rw.2824087601 May 07 01:25:12 PM PDT 24 May 07 01:25:29 PM PDT 24 12134000 ps
T291 /workspace/coverage/cover_reg_top/18.flash_ctrl_csr_rw.2666354472 May 07 01:25:35 PM PDT 24 May 07 01:25:52 PM PDT 24 70777100 ps
T265 /workspace/coverage/cover_reg_top/17.flash_ctrl_tl_intg_err.1599607916 May 07 01:25:42 PM PDT 24 May 07 01:40:49 PM PDT 24 899255800 ps
T292 /workspace/coverage/cover_reg_top/3.flash_ctrl_csr_hw_reset.3390028723 May 07 01:25:18 PM PDT 24 May 07 01:25:51 PM PDT 24 80630300 ps
T970 /workspace/coverage/cover_reg_top/0.flash_ctrl_csr_aliasing.2435474858 May 07 01:25:20 PM PDT 24 May 07 01:26:24 PM PDT 24 5095763900 ps
T971 /workspace/coverage/cover_reg_top/14.flash_ctrl_intr_test.2843988075 May 07 01:25:38 PM PDT 24 May 07 01:25:53 PM PDT 24 15000100 ps
T293 /workspace/coverage/cover_reg_top/16.flash_ctrl_csr_mem_rw_with_rand_reset.1477147467 May 07 01:25:33 PM PDT 24 May 07 01:25:51 PM PDT 24 477152700 ps
T972 /workspace/coverage/cover_reg_top/8.flash_ctrl_tl_errors.3112491853 May 07 01:25:29 PM PDT 24 May 07 01:25:46 PM PDT 24 41060500 ps
T294 /workspace/coverage/cover_reg_top/1.flash_ctrl_csr_rw.2894930665 May 07 01:25:18 PM PDT 24 May 07 01:25:36 PM PDT 24 56040200 ps
T268 /workspace/coverage/cover_reg_top/16.flash_ctrl_tl_intg_err.824104298 May 07 01:25:38 PM PDT 24 May 07 01:33:12 PM PDT 24 178286800 ps
T973 /workspace/coverage/cover_reg_top/18.flash_ctrl_intr_test.3296200427 May 07 01:25:39 PM PDT 24 May 07 01:25:54 PM PDT 24 15971700 ps
T974 /workspace/coverage/cover_reg_top/10.flash_ctrl_csr_mem_rw_with_rand_reset.3097471733 May 07 01:25:29 PM PDT 24 May 07 01:25:47 PM PDT 24 45182700 ps
T306 /workspace/coverage/cover_reg_top/2.flash_ctrl_intr_test.904290231 May 07 01:25:15 PM PDT 24 May 07 01:25:29 PM PDT 24 15234800 ps
T975 /workspace/coverage/cover_reg_top/3.flash_ctrl_shadow_reg_errors_with_csr_rw.3623327002 May 07 01:25:19 PM PDT 24 May 07 01:25:36 PM PDT 24 19334200 ps
T976 /workspace/coverage/cover_reg_top/19.flash_ctrl_intr_test.1931991956 May 07 01:25:49 PM PDT 24 May 07 01:26:05 PM PDT 24 15345400 ps
T254 /workspace/coverage/cover_reg_top/17.flash_ctrl_tl_errors.4217561852 May 07 01:25:40 PM PDT 24 May 07 01:26:02 PM PDT 24 272525300 ps
T977 /workspace/coverage/cover_reg_top/2.flash_ctrl_shadow_reg_errors_with_csr_rw.3332210442 May 07 01:25:15 PM PDT 24 May 07 01:25:32 PM PDT 24 16988400 ps
T269 /workspace/coverage/cover_reg_top/15.flash_ctrl_tl_intg_err.3692987558 May 07 01:25:35 PM PDT 24 May 07 01:33:12 PM PDT 24 179505800 ps
T978 /workspace/coverage/cover_reg_top/34.flash_ctrl_intr_test.3514638352 May 07 01:25:45 PM PDT 24 May 07 01:26:01 PM PDT 24 59782500 ps
T979 /workspace/coverage/cover_reg_top/30.flash_ctrl_intr_test.1442709410 May 07 01:25:42 PM PDT 24 May 07 01:25:57 PM PDT 24 14773100 ps
T300 /workspace/coverage/cover_reg_top/5.flash_ctrl_csr_mem_rw_with_rand_reset.4111308306 May 07 01:25:17 PM PDT 24 May 07 01:25:36 PM PDT 24 210261400 ps
T980 /workspace/coverage/cover_reg_top/31.flash_ctrl_intr_test.1748315543 May 07 01:25:44 PM PDT 24 May 07 01:26:00 PM PDT 24 176014700 ps
T263 /workspace/coverage/cover_reg_top/2.flash_ctrl_csr_mem_rw_with_rand_reset.3818432632 May 07 01:25:13 PM PDT 24 May 07 01:25:34 PM PDT 24 45017400 ps
T981 /workspace/coverage/cover_reg_top/12.flash_ctrl_shadow_reg_errors.722720021 May 07 01:25:29 PM PDT 24 May 07 01:25:46 PM PDT 24 14897700 ps
T982 /workspace/coverage/cover_reg_top/7.flash_ctrl_intr_test.583867751 May 07 01:25:18 PM PDT 24 May 07 01:25:33 PM PDT 24 25166500 ps
T983 /workspace/coverage/cover_reg_top/42.flash_ctrl_intr_test.4185434200 May 07 01:25:44 PM PDT 24 May 07 01:25:59 PM PDT 24 17746100 ps
T296 /workspace/coverage/cover_reg_top/4.flash_ctrl_csr_hw_reset.418743287 May 07 01:25:20 PM PDT 24 May 07 01:26:07 PM PDT 24 95489900 ps
T297 /workspace/coverage/cover_reg_top/2.flash_ctrl_same_csr_outstanding.2289122499 May 07 01:25:23 PM PDT 24 May 07 01:25:47 PM PDT 24 1917010700 ps
T264 /workspace/coverage/cover_reg_top/10.flash_ctrl_tl_errors.1235762441 May 07 01:25:29 PM PDT 24 May 07 01:25:46 PM PDT 24 143140100 ps
T984 /workspace/coverage/cover_reg_top/8.flash_ctrl_same_csr_outstanding.3790431332 May 07 01:25:42 PM PDT 24 May 07 01:26:03 PM PDT 24 52926000 ps
T220 /workspace/coverage/cover_reg_top/3.flash_ctrl_mem_partial_access.3031461520 May 07 01:25:18 PM PDT 24 May 07 01:25:33 PM PDT 24 17201800 ps
T985 /workspace/coverage/cover_reg_top/9.flash_ctrl_intr_test.1448242723 May 07 01:25:27 PM PDT 24 May 07 01:25:42 PM PDT 24 46134100 ps
T986 /workspace/coverage/cover_reg_top/4.flash_ctrl_csr_bit_bash.1427058026 May 07 01:25:23 PM PDT 24 May 07 01:26:21 PM PDT 24 13324686200 ps
T987 /workspace/coverage/cover_reg_top/10.flash_ctrl_intr_test.1978005888 May 07 01:25:27 PM PDT 24 May 07 01:25:42 PM PDT 24 202559900 ps
T988 /workspace/coverage/cover_reg_top/0.flash_ctrl_csr_hw_reset.554826607 May 07 01:25:19 PM PDT 24 May 07 01:26:07 PM PDT 24 408329300 ps
T989 /workspace/coverage/cover_reg_top/47.flash_ctrl_intr_test.2600920025 May 07 01:25:41 PM PDT 24 May 07 01:25:56 PM PDT 24 56943300 ps
T990 /workspace/coverage/cover_reg_top/4.flash_ctrl_csr_mem_rw_with_rand_reset.1041806613 May 07 01:25:21 PM PDT 24 May 07 01:25:42 PM PDT 24 303954600 ps
T991 /workspace/coverage/cover_reg_top/1.flash_ctrl_shadow_reg_errors.353344741 May 07 01:25:20 PM PDT 24 May 07 01:25:35 PM PDT 24 55542500 ps
T992 /workspace/coverage/cover_reg_top/1.flash_ctrl_mem_walk.1356898745 May 07 01:25:12 PM PDT 24 May 07 01:25:27 PM PDT 24 196205700 ps
T993 /workspace/coverage/cover_reg_top/4.flash_ctrl_shadow_reg_errors_with_csr_rw.1908890809 May 07 01:25:19 PM PDT 24 May 07 01:25:37 PM PDT 24 14679700 ps
T994 /workspace/coverage/cover_reg_top/2.flash_ctrl_mem_walk.2112789715 May 07 01:25:11 PM PDT 24 May 07 01:25:25 PM PDT 24 14122000 ps
T298 /workspace/coverage/cover_reg_top/0.flash_ctrl_csr_mem_rw_with_rand_reset.3185862563 May 07 01:25:43 PM PDT 24 May 07 01:26:02 PM PDT 24 60414500 ps
T995 /workspace/coverage/cover_reg_top/9.flash_ctrl_csr_rw.1019507678 May 07 01:25:27 PM PDT 24 May 07 01:25:43 PM PDT 24 84033300 ps
T271 /workspace/coverage/cover_reg_top/7.flash_ctrl_tl_intg_err.1142647230 May 07 01:25:36 PM PDT 24 May 07 01:40:48 PM PDT 24 716945700 ps
T331 /workspace/coverage/cover_reg_top/9.flash_ctrl_tl_intg_err.530578069 May 07 01:25:39 PM PDT 24 May 07 01:38:19 PM PDT 24 1453704300 ps
T299 /workspace/coverage/cover_reg_top/19.flash_ctrl_same_csr_outstanding.4033121474 May 07 01:25:42 PM PDT 24 May 07 01:26:04 PM PDT 24 219260000 ps
T996 /workspace/coverage/cover_reg_top/16.flash_ctrl_same_csr_outstanding.1103991577 May 07 01:25:42 PM PDT 24 May 07 01:26:04 PM PDT 24 767065400 ps
T332 /workspace/coverage/cover_reg_top/6.flash_ctrl_tl_intg_err.3306828724 May 07 01:25:22 PM PDT 24 May 07 01:38:06 PM PDT 24 1363486500 ps
T997 /workspace/coverage/cover_reg_top/44.flash_ctrl_intr_test.834295897 May 07 01:25:43 PM PDT 24 May 07 01:25:59 PM PDT 24 17752200 ps
T998 /workspace/coverage/cover_reg_top/2.flash_ctrl_csr_rw.1527117181 May 07 01:25:18 PM PDT 24 May 07 01:25:35 PM PDT 24 48297000 ps
T267 /workspace/coverage/cover_reg_top/1.flash_ctrl_csr_mem_rw_with_rand_reset.1845148008 May 07 01:25:12 PM PDT 24 May 07 01:25:29 PM PDT 24 124353500 ps
T335 /workspace/coverage/cover_reg_top/13.flash_ctrl_tl_intg_err.2116403343 May 07 01:25:39 PM PDT 24 May 07 01:33:21 PM PDT 24 409288200 ps
T999 /workspace/coverage/cover_reg_top/18.flash_ctrl_tl_intg_err.4140222154 May 07 01:25:36 PM PDT 24 May 07 01:33:15 PM PDT 24 358406500 ps
T1000 /workspace/coverage/cover_reg_top/45.flash_ctrl_intr_test.403328681 May 07 01:25:49 PM PDT 24 May 07 01:26:04 PM PDT 24 17629300 ps
T221 /workspace/coverage/cover_reg_top/4.flash_ctrl_mem_partial_access.2439992603 May 07 01:25:19 PM PDT 24 May 07 01:25:35 PM PDT 24 53729100 ps
T1001 /workspace/coverage/cover_reg_top/17.flash_ctrl_csr_mem_rw_with_rand_reset.1333348673 May 07 01:25:33 PM PDT 24 May 07 01:25:53 PM PDT 24 1060017500 ps
T1002 /workspace/coverage/cover_reg_top/11.flash_ctrl_intr_test.482532194 May 07 01:25:29 PM PDT 24 May 07 01:25:44 PM PDT 24 52141300 ps
T1003 /workspace/coverage/cover_reg_top/49.flash_ctrl_intr_test.993741434 May 07 01:25:46 PM PDT 24 May 07 01:26:01 PM PDT 24 17465400 ps
T1004 /workspace/coverage/cover_reg_top/25.flash_ctrl_intr_test.3573901802 May 07 01:25:42 PM PDT 24 May 07 01:25:57 PM PDT 24 40524300 ps
T1005 /workspace/coverage/cover_reg_top/12.flash_ctrl_csr_rw.805218104 May 07 01:25:27 PM PDT 24 May 07 01:25:45 PM PDT 24 56055500 ps
T1006 /workspace/coverage/cover_reg_top/13.flash_ctrl_tl_errors.2342204805 May 07 01:25:26 PM PDT 24 May 07 01:25:43 PM PDT 24 123570700 ps
T1007 /workspace/coverage/cover_reg_top/6.flash_ctrl_shadow_reg_errors.1506451722 May 07 01:25:22 PM PDT 24 May 07 01:25:40 PM PDT 24 11251200 ps
T333 /workspace/coverage/cover_reg_top/11.flash_ctrl_tl_intg_err.2273850096 May 07 01:25:30 PM PDT 24 May 07 01:32:58 PM PDT 24 337474300 ps
T1008 /workspace/coverage/cover_reg_top/5.flash_ctrl_shadow_reg_errors.691647972 May 07 01:25:19 PM PDT 24 May 07 01:25:36 PM PDT 24 23369700 ps
T1009 /workspace/coverage/cover_reg_top/2.flash_ctrl_csr_aliasing.21224156 May 07 01:25:12 PM PDT 24 May 07 01:25:55 PM PDT 24 1775199800 ps
T1010 /workspace/coverage/cover_reg_top/41.flash_ctrl_intr_test.2577893569 May 07 01:25:42 PM PDT 24 May 07 01:25:57 PM PDT 24 25905100 ps
T1011 /workspace/coverage/cover_reg_top/4.flash_ctrl_intr_test.4019356552 May 07 01:25:21 PM PDT 24 May 07 01:25:36 PM PDT 24 130342800 ps
T1012 /workspace/coverage/cover_reg_top/0.flash_ctrl_intr_test.2208153073 May 07 01:25:14 PM PDT 24 May 07 01:25:29 PM PDT 24 58100300 ps
T1013 /workspace/coverage/cover_reg_top/28.flash_ctrl_intr_test.2613733005 May 07 01:25:45 PM PDT 24 May 07 01:26:00 PM PDT 24 31480100 ps
T1014 /workspace/coverage/cover_reg_top/18.flash_ctrl_shadow_reg_errors.3183071840 May 07 01:25:36 PM PDT 24 May 07 01:25:54 PM PDT 24 12899000 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%