Group : hmac_env_pkg::hmac_env_cov::msg_len_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : hmac_env_pkg::hmac_env_cov::msg_len_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
81.74 1 100 1 64 64


Source File(s) :
/workspace/cover_reg_top/sim-vcs/../src/lowrisc_dv_hmac_env_0.1/hmac_env_cov.sv



Summary for Group hmac_env_pkg::hmac_env_cov::msg_len_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 78 11 67 85.90
Crosses 152 31 121 79.61


Variables for Group hmac_env_pkg::hmac_env_cov::msg_len_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
hmac_en 2 0 2 100.00 100 1 1 2
msg_len 76 11 65 85.53 100 1 1 0


Crosses for Group hmac_env_pkg::hmac_env_cov::msg_len_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
msg_len_cross 152 31 121 79.61 100 1 1 0


Summary for Variable hmac_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for hmac_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 323550 1 T4 682 T8 24 T9 877
auto[1] 312000 1 T2 39 T3 39 T4 263



Summary for Variable msg_len

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 76 11 65 85.53


User Defined Bins for msg_len

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
auto_lens[44] 0 1 1
auto_lens[47] 0 1 1
len_3073 0 1 1
len_2817 0 1 1
len_2561 0 1 1
len_2305 0 1 1
len_1793 0 1 1
len_1537 0 1 1
len_1025 0 1 1
len_513 0 1 1
len_257 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto_lens[0] 89700 1 T2 11 T3 11 T4 208
auto_lens[1] 47300 1 T4 69 T9 172 T5 69
auto_lens[2] 43750 1 T4 64 T9 132 T5 64
auto_lens[3] 43350 1 T2 1 T3 1 T4 53
auto_lens[4] 40950 1 T2 2 T3 2 T4 58
auto_lens[5] 43100 1 T4 62 T8 6 T9 148
auto_lens[6] 38950 1 T4 54 T8 3 T9 137
auto_lens[7] 36700 1 T2 2 T3 2 T4 50
auto_lens[8] 33350 1 T4 41 T8 3 T9 115
auto_lens[9] 31000 1 T2 1 T3 1 T4 43
auto_lens[10] 28400 1 T2 3 T3 3 T4 38
auto_lens[11] 23900 1 T4 33 T8 4 T9 103
auto_lens[12] 21400 1 T4 25 T8 3 T9 91
auto_lens[13] 13200 1 T4 7 T8 8 T9 52
auto_lens[14] 9850 1 T4 17 T8 1 T9 16
auto_lens[15] 5000 1 T4 6 T8 1 T9 10
auto_lens[16] 3650 1 T4 5 T9 7 T5 5
auto_lens[17] 4500 1 T2 2 T3 2 T4 7
auto_lens[18] 4300 1 T2 2 T3 2 T4 4
auto_lens[19] 4750 1 T4 10 T9 11 T5 10
auto_lens[20] 5000 1 T2 2 T3 2 T4 9
auto_lens[21] 3450 1 T4 6 T8 1 T9 7
auto_lens[22] 3550 1 T4 5 T9 8 T5 5
auto_lens[23] 3900 1 T2 1 T3 1 T4 5
auto_lens[24] 2750 1 T4 1 T9 4 T5 1
auto_lens[25] 2350 1 T4 3 T5 3 T11 1
auto_lens[26] 2700 1 T4 2 T9 4 T5 2
auto_lens[27] 2550 1 T4 3 T9 3 T5 3
auto_lens[28] 2250 1 T4 2 T5 2 T6 2
auto_lens[29] 3000 1 T4 3 T9 5 T5 3
auto_lens[30] 2300 1 T4 2 T9 3 T5 2
auto_lens[31] 2700 1 T4 3 T5 3 T11 1
auto_lens[32] 2900 1 T2 1 T3 1 T4 3
auto_lens[33] 2900 1 T4 3 T9 5 T5 3
auto_lens[34] 3050 1 T4 5 T9 4 T5 5
auto_lens[35] 2300 1 T4 2 T9 2 T5 2
auto_lens[36] 2150 1 T4 2 T9 4 T5 2
auto_lens[37] 2800 1 T2 2 T3 2 T4 2
auto_lens[38] 2550 1 T4 3 T9 3 T5 3
auto_lens[39] 2300 1 T2 2 T3 2 T4 2
auto_lens[40] 1850 1 T4 3 T5 3 T6 3
auto_lens[41] 700 1 T4 2 T5 2 T6 2
auto_lens[42] 800 1 T4 2 T5 2 T6 2
auto_lens[43] 150 1 T95 3 T51 3 T96 3
auto_lens[45] 100 1 T2 2 T3 2 T36 2
auto_lens[46] 50 1 T2 1 T3 1 T36 1
auto_lens[48] 250 1 T2 1 T3 1 T7 2
auto_lens[49] 350 1 T2 3 T3 3 T8 2
len_3072 150 1 T9 1 T10 1 T12 1
len_2816 500 1 T4 1 T9 2 T5 1
len_2560 500 1 T9 3 T10 3 T12 3
len_2304 1150 1 T4 3 T9 6 T5 3
len_2049 150 1 T2 3 T3 3 T36 3
len_2048 600 1 T9 3 T10 3 T12 3
len_1792 1250 1 T4 2 T9 7 T5 2
len_1536 1450 1 T4 2 T9 7 T5 2
len_1281 50 1 T95 1 T51 1 T96 1
len_1280 1200 1 T4 1 T9 8 T5 1
len_1024 1050 1 T9 7 T10 7 T12 7
len_769 50 1 T95 1 T51 1 T96 1
len_768 2100 1 T4 2 T9 9 T5 2
len_512 1200 1 T4 1 T9 4 T5 1
len_256 1250 1 T4 1 T9 6 T5 1
len_1 1650 1 T2 11 T3 11 T4 1
len_0 6500 1 T4 18 T8 4 T9 4



Summary for Cross msg_len_cross

Samples crossed: hmac_en msg_len
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 152 31 121 79.61 31


Automatically Generated Cross Bins for msg_len_cross

Uncovered bins
hmac_enmsg_lenCOUNTAT LEASTNUMBERSTATUS
[auto[0]] [auto_lens[44] , auto_lens[45] , auto_lens[46] , auto_lens[47] , auto_lens[48]] -- -- 5
[auto[0]] [len_3073] 0 1 1
[auto[0]] [len_2817] 0 1 1
[auto[0]] [len_2561] 0 1 1
[auto[0]] [len_2305] 0 1 1
[auto[0]] [len_2049] 0 1 1
[auto[0]] [len_1793] 0 1 1
[auto[0]] [len_1537] 0 1 1
[auto[0]] [len_1025] 0 1 1
[auto[0]] [len_769] 0 1 1
[auto[0]] [len_513] 0 1 1
[auto[0]] [len_257] 0 1 1
[auto[1]] [auto_lens[41] , auto_lens[42] , auto_lens[43] , auto_lens[44]] -- -- 4
[auto[1]] [auto_lens[47]] 0 1 1
[auto[1]] [len_3073] 0 1 1
[auto[1]] [len_2817] 0 1 1
[auto[1]] [len_2561] 0 1 1
[auto[1]] [len_2305] 0 1 1
[auto[1]] [len_1793] 0 1 1
[auto[1]] [len_1537] 0 1 1
[auto[1]] [len_1281] 0 1 1
[auto[1]] [len_1025] 0 1 1
[auto[1]] [len_513] 0 1 1
[auto[1]] [len_257] 0 1 1


Covered bins
hmac_enmsg_lenCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto_lens[0] 57050 1 T4 159 T8 2 T9 77
auto[0] auto_lens[1] 23950 1 T4 44 T9 91 T5 44
auto[0] auto_lens[2] 22800 1 T4 44 T9 63 T5 44
auto[0] auto_lens[3] 21500 1 T4 30 T8 4 T9 79
auto[0] auto_lens[4] 20500 1 T4 36 T9 56 T5 36
auto[0] auto_lens[5] 22250 1 T4 39 T8 1 T9 65
auto[0] auto_lens[6] 20150 1 T4 37 T8 3 T9 65
auto[0] auto_lens[7] 18050 1 T4 35 T9 65 T5 35
auto[0] auto_lens[8] 17800 1 T4 35 T8 3 T9 54
auto[0] auto_lens[9] 15750 1 T4 31 T9 60 T5 31
auto[0] auto_lens[10] 14300 1 T4 28 T8 2 T9 52
auto[0] auto_lens[11] 12400 1 T4 24 T8 4 T9 48
auto[0] auto_lens[12] 10450 1 T4 19 T8 1 T9 46
auto[0] auto_lens[13] 4150 1 T4 6 T8 2 T9 9
auto[0] auto_lens[14] 4700 1 T4 11 T8 1 T9 8
auto[0] auto_lens[15] 1700 1 T4 3 T9 4 T5 3
auto[0] auto_lens[16] 1800 1 T4 4 T9 3 T5 4
auto[0] auto_lens[17] 2150 1 T4 5 T9 4 T5 5
auto[0] auto_lens[18] 1950 1 T4 4 T9 4 T5 4
auto[0] auto_lens[19] 2150 1 T4 7 T9 3 T5 7
auto[0] auto_lens[20] 2150 1 T4 6 T9 7 T5 6
auto[0] auto_lens[21] 1650 1 T4 5 T9 4 T5 5
auto[0] auto_lens[22] 1700 1 T4 5 T9 6 T5 5
auto[0] auto_lens[23] 1700 1 T4 4 T9 4 T5 4
auto[0] auto_lens[24] 600 1 T4 1 T5 1 T11 1
auto[0] auto_lens[25] 900 1 T4 3 T5 3 T11 1
auto[0] auto_lens[26] 950 1 T4 2 T5 2 T11 1
auto[0] auto_lens[27] 1100 1 T4 3 T5 3 T11 2
auto[0] auto_lens[28] 700 1 T4 2 T5 2 T6 2
auto[0] auto_lens[29] 1050 1 T4 3 T5 3 T11 1
auto[0] auto_lens[30] 800 1 T4 2 T5 2 T11 1
auto[0] auto_lens[31] 1150 1 T4 3 T5 3 T11 1
auto[0] auto_lens[32] 1050 1 T4 3 T5 3 T6 3
auto[0] auto_lens[33] 850 1 T4 3 T5 3 T6 3
auto[0] auto_lens[34] 1300 1 T4 5 T5 5 T6 5
auto[0] auto_lens[35] 750 1 T4 2 T5 2 T6 2
auto[0] auto_lens[36] 600 1 T4 2 T5 2 T6 2
auto[0] auto_lens[37] 750 1 T4 2 T5 2 T6 2
auto[0] auto_lens[38] 900 1 T4 3 T5 3 T6 3
auto[0] auto_lens[39] 650 1 T4 2 T5 2 T6 2
auto[0] auto_lens[40] 1050 1 T4 3 T5 3 T6 3
auto[0] auto_lens[41] 700 1 T4 2 T5 2 T6 2
auto[0] auto_lens[42] 800 1 T4 2 T5 2 T6 2
auto[0] auto_lens[43] 150 1 T95 3 T51 3 T96 3
auto[0] auto_lens[49] 100 1 T8 1 T72 1 T97 1
auto[0] len_3072 50 1 T95 1 T51 1 T96 1
auto[0] len_2816 150 1 T9 1 T10 1 T12 1
auto[0] len_2560 50 1 T95 1 T51 1 T96 1
auto[0] len_2304 650 1 T4 2 T9 2 T5 2
auto[0] len_2048 200 1 T9 1 T10 1 T12 1
auto[0] len_1792 450 1 T4 1 T9 1 T5 1
auto[0] len_1536 950 1 T4 2 T9 3 T5 2
auto[0] len_1281 50 1 T95 1 T51 1 T96 1
auto[0] len_1280 300 1 T9 2 T10 2 T12 2
auto[0] len_1024 550 1 T9 2 T10 2 T12 2
auto[0] len_768 1150 1 T4 1 T9 6 T5 1
auto[0] len_512 400 1 T9 1 T10 1 T12 1
auto[0] len_256 350 1 T9 3 T10 3 T12 3
auto[0] len_1 350 1 T4 1 T5 1 T11 1
auto[0] len_0 3800 1 T4 13 T5 13 T11 2
auto[1] auto_lens[0] 32650 1 T2 11 T3 11 T4 49
auto[1] auto_lens[1] 23350 1 T4 25 T9 81 T5 25
auto[1] auto_lens[2] 20950 1 T4 20 T9 69 T5 20
auto[1] auto_lens[3] 21850 1 T2 1 T3 1 T4 23
auto[1] auto_lens[4] 20450 1 T2 2 T3 2 T4 22
auto[1] auto_lens[5] 20850 1 T4 23 T8 5 T9 83
auto[1] auto_lens[6] 18800 1 T4 17 T9 72 T5 17
auto[1] auto_lens[7] 18650 1 T2 2 T3 2 T4 15
auto[1] auto_lens[8] 15550 1 T4 6 T9 61 T5 6
auto[1] auto_lens[9] 15250 1 T2 1 T3 1 T4 12
auto[1] auto_lens[10] 14100 1 T2 3 T3 3 T4 10
auto[1] auto_lens[11] 11500 1 T4 9 T9 55 T5 9
auto[1] auto_lens[12] 10950 1 T4 6 T8 2 T9 45
auto[1] auto_lens[13] 9050 1 T4 1 T8 6 T9 43
auto[1] auto_lens[14] 5150 1 T4 6 T9 8 T5 6
auto[1] auto_lens[15] 3300 1 T4 3 T8 1 T9 6
auto[1] auto_lens[16] 1850 1 T4 1 T9 4 T5 1
auto[1] auto_lens[17] 2350 1 T2 2 T3 2 T4 2
auto[1] auto_lens[18] 2350 1 T2 2 T3 2 T9 3
auto[1] auto_lens[19] 2600 1 T4 3 T9 8 T5 3
auto[1] auto_lens[20] 2850 1 T2 2 T3 2 T4 3
auto[1] auto_lens[21] 1800 1 T4 1 T8 1 T9 3
auto[1] auto_lens[22] 1850 1 T9 2 T10 2 T12 2
auto[1] auto_lens[23] 2200 1 T2 1 T3 1 T4 1
auto[1] auto_lens[24] 2150 1 T9 4 T10 4 T12 4
auto[1] auto_lens[25] 1450 1 T95 29 T51 29 T96 29
auto[1] auto_lens[26] 1750 1 T9 4 T10 4 T12 4
auto[1] auto_lens[27] 1450 1 T9 3 T10 3 T12 3
auto[1] auto_lens[28] 1550 1 T95 31 T51 31 T96 31
auto[1] auto_lens[29] 1950 1 T9 5 T10 5 T12 5
auto[1] auto_lens[30] 1500 1 T9 3 T10 3 T12 3
auto[1] auto_lens[31] 1550 1 T95 31 T51 31 T96 31
auto[1] auto_lens[32] 1850 1 T2 1 T3 1 T9 6
auto[1] auto_lens[33] 2050 1 T9 5 T10 5 T12 5
auto[1] auto_lens[34] 1750 1 T9 4 T10 4 T12 4
auto[1] auto_lens[35] 1550 1 T9 2 T10 2 T12 2
auto[1] auto_lens[36] 1550 1 T9 4 T10 4 T12 4
auto[1] auto_lens[37] 2050 1 T2 2 T3 2 T9 5
auto[1] auto_lens[38] 1650 1 T9 3 T10 3 T12 3
auto[1] auto_lens[39] 1650 1 T2 2 T3 2 T36 2
auto[1] auto_lens[40] 800 1 T95 15 T51 15 T96 15
auto[1] auto_lens[45] 100 1 T2 2 T3 2 T36 2
auto[1] auto_lens[46] 50 1 T2 1 T3 1 T36 1
auto[1] auto_lens[48] 250 1 T2 1 T3 1 T7 2
auto[1] auto_lens[49] 250 1 T2 3 T3 3 T8 1
auto[1] len_3072 100 1 T9 1 T10 1 T12 1
auto[1] len_2816 350 1 T4 1 T9 1 T5 1
auto[1] len_2560 450 1 T9 3 T10 3 T12 3
auto[1] len_2304 500 1 T4 1 T9 4 T5 1
auto[1] len_2049 150 1 T2 3 T3 3 T36 3
auto[1] len_2048 400 1 T9 2 T10 2 T12 2
auto[1] len_1792 800 1 T4 1 T9 6 T5 1
auto[1] len_1536 500 1 T9 4 T10 4 T12 4
auto[1] len_1280 900 1 T4 1 T9 6 T5 1
auto[1] len_1024 500 1 T9 5 T10 5 T12 5
auto[1] len_769 50 1 T95 1 T51 1 T96 1
auto[1] len_768 950 1 T4 1 T9 3 T5 1
auto[1] len_512 800 1 T4 1 T9 3 T5 1
auto[1] len_256 900 1 T4 1 T9 3 T5 1
auto[1] len_1 1300 1 T2 11 T3 11 T36 11
auto[1] len_0 2700 1 T4 5 T8 4 T9 4

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%