Unified Coverage Report :: Group :: cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

Group : cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspace/cover_reg_top/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv

---

Summary for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	7	0	7	100.00
Crosses	12	0	12	100.00

Variables for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_intr_pin	3	0	3	100.00	100	1	1	0
cp_intr_pin_value	4	0	4	100.00	100	1	1	0

Crosses for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
cp_intr_pins_all_values	12	0	12	100.00	100	1	1	0

Summary for Variable cp_intr_pin

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	3	0	3	100.00

User Defined Bins for cp_intr_pin

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	37854416	1			T13	1		T15	8		T16	5
all_pins[1]	37854416	1			T13	1		T15	8		T16	5
all_pins[2]	37854416	1			T13	1		T15	8		T16	5

---

Summary for Variable cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	4	0	4	100.00

User Defined Bins for cp_intr_pin_value

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
values[0x0]	81963147	1			T13	3		T15	19		T16	10
values[0x1]	31600101	1			T15	5		T16	5		T18	10
transitions[0x0=>0x1]	27807126	1			T15	4		T16	3		T18	6
transitions[0x1=>0x0]	27807144	1			T15	4		T16	3		T18	7

---

Summary for Cross cp_intr_pins_all_values

Samples crossed: cp_intr_pin cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	12	0	12	100.00

Automatically Generated Cross Bins for cp_intr_pins_all_values

Bins

cp_intr_pin	cp_intr_pin_value	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	values[0x0]	37688640	1			T13	1		T15	6		T16	5
all_pins[0]	values[0x1]	165776	1			T15	2		T18	3		T85	3
all_pins[0]	transitions[0x0=>0x1]	165537	1			T15	1		T18	1		T85	3
all_pins[0]	transitions[0x1=>0x0]	14346814	1			T16	2		T18	4		T20	4
all_pins[1]	values[0x0]	20767126	1			T13	1		T15	6		T16	2
all_pins[1]	values[0x1]	17087290	1			T15	2		T16	3		T18	2
all_pins[1]	transitions[0x0=>0x1]	16957962	1			T15	2		T16	3		T18	1
all_pins[1]	transitions[0x1=>0x0]	36448	1			T15	2		T18	2		T85	2
all_pins[2]	values[0x0]	23507381	1			T13	1		T15	7		T16	3
all_pins[2]	values[0x1]	14347035	1			T15	1		T16	2		T18	5
all_pins[2]	transitions[0x0=>0x1]	10683627	1			T15	1		T18	4		T20	4
all_pins[2]	transitions[0x1=>0x0]	13423882	1			T15	2		T16	1		T18	1