Unified Coverage Report :: Group :: cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

Group : cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspace/cover_reg_top/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv

---

Summary for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	7	0	7	100.00
Crosses	12	0	12	100.00

Variables for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_intr_pin	3	0	3	100.00	100	1	1	0
cp_intr_pin_value	4	0	4	100.00	100	1	1	0

Crosses for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
cp_intr_pins_all_values	12	0	12	100.00	100	1	1	0

Summary for Variable cp_intr_pin

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	3	0	3	100.00

User Defined Bins for cp_intr_pin

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	38173397	1			T14	1		T15	8		T16	8
all_pins[1]	38173397	1			T14	1		T15	8		T16	8
all_pins[2]	38173397	1			T14	1		T15	8		T16	8

---

Summary for Variable cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	4	0	4	100.00

User Defined Bins for cp_intr_pin_value

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
values[0x0]	82550416	1			T14	3		T15	20		T16	19
values[0x1]	31969775	1			T15	4		T16	5		T18	8
transitions[0x0=>0x1]	28087138	1			T15	4		T16	3		T18	8
transitions[0x1=>0x0]	28087164	1			T15	4		T16	3		T18	8

---

Summary for Cross cp_intr_pins_all_values

Samples crossed: cp_intr_pin cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	12	0	12	100.00

Automatically Generated Cross Bins for cp_intr_pins_all_values

Bins

cp_intr_pin	cp_intr_pin_value	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	values[0x0]	38008702	1			T14	1		T15	8		T16	5
all_pins[0]	values[0x1]	164695	1			T16	3		T18	3		T19	2
all_pins[0]	transitions[0x0=>0x1]	164470	1			T16	3		T18	3		T19	2
all_pins[0]	transitions[0x1=>0x0]	14620574	1			T15	3		T18	2		T19	3
all_pins[1]	values[0x0]	20989090	1			T14	1		T15	7		T16	6
all_pins[1]	values[0x1]	17184307	1			T15	1		T16	2		T18	3
all_pins[1]	transitions[0x0=>0x1]	17056347	1			T15	1		T18	3		T19	2
all_pins[1]	transitions[0x1=>0x0]	36735	1			T16	1		T18	3		T19	1
all_pins[2]	values[0x0]	23552624	1			T14	1		T15	5		T16	8
all_pins[2]	values[0x1]	14620773	1			T15	3		T18	2		T19	3
all_pins[2]	transitions[0x0=>0x1]	10866321	1			T15	3		T18	2		T19	3
all_pins[2]	transitions[0x1=>0x0]	13429855	1			T15	1		T16	2		T18	3