Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : prim_sha2
SCORELINECONDTOGGLEFSMBRANCHASSERT
83.15 91.84 63.57 90.00 87.18

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_sha2_0/rtl/prim_sha2.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_prim_sha2_512.gen_multimode_logic.u_prim_sha2_multimode 83.15 91.84 63.57 90.00 87.18



Module Instance : tb.dut.u_prim_sha2_512.gen_multimode_logic.u_prim_sha2_multimode

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
83.15 91.84 63.57 90.00 87.18


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
74.30 88.76 55.93 76.00 76.51


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
54.20 58.00 45.07 59.52 u_prim_sha2_512


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_pad 66.04 85.00 47.69 66.67 64.79


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : prim_sha2
Line No.TotalCoveredPercent
TOTAL14713591.84
CONT_ASSIGN7411100.00
CONT_ASSIGN7611100.00
ALWAYS88141285.71
ALWAYS11344100.00
ALWAYS11910880.00
ALWAYS13633100.00
ALWAYS142272177.78
ALWAYS18133100.00
CONT_ASSIGN18611100.00
ALWAYS27877100.00
ALWAYS29533100.00
CONT_ASSIGN30011100.00
ALWAYS30533100.00
CONT_ASSIGN31011100.00
ALWAYS31333100.00
ALWAYS32633100.00
ALWAYS3312626100.00
ALWAYS38233100.00
ALWAYS39633100.00
ALWAYS40333100.00
CONT_ASSIGN40711100.00
ALWAYS410232191.30
CONT_ASSIGN45711100.00
CONT_ASSIGN48311100.00
CONT_ASSIGN48611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_sha2_0/rtl/prim_sha2.sv' or '../src/lowrisc_prim_sha2_0/rtl/prim_sha2.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
74 1 1
76 1 1
88 1 1
89 1 1
90 1 1
91 1 1
92 1 1
93 1 1
96 1 1
97 1 1
98 1 1
100 1 1
102 0 1
103 0 1
==> MISSING_ELSE
105 1 1
107 1 1
MISSING_ELSE
113 2 2
114 2 2
==> MISSING_ELSE
119 1 1
120 1 1
121 1 1
122 1 1
123 1 1
124 1 1
125 1 1
126 1 1
128 0 1
129 0 1
==> MISSING_ELSE
MISSING_ELSE
136 2 2
137 1 1
142 1 1
143 1 1
144 1 1
145 1 1
146 1 1
147 1 1
148 1 1
149 0 1
150 0 1
151 0 1
152 0 1
==> MISSING_ELSE
155 1 1
156 1 1
157 1 1
158 1 1
159 1 1
161 1 1
162 1 1
163 1 1
164 2 2
==> MISSING_ELSE
166 1 1
168 0 1
169 0 1
170 1 1
172 1 1
173 1 1
MISSING_ELSE
MISSING_ELSE
181 2 2
182 1 1
186 1 1
278 1 1
279 1 1
280 1 1
281 1 1
282 1 1
286 1 1
288 1 1
MISSING_ELSE
295 2 2
296 1 1
300 1 1
305 2 2
306 1 1
310 1 1
313 2 2
314 1 1
326 2 2
327 1 1
331 1 1
332 1 1
333 1 1
335 1 1
337 2 2
338 1 1
342 1 1
344 1 1
345 1 1
346 1 1
347 1 1
349 1 1
351 1 1
352 1 1
357 1 1
358 1 1
360 1 1
361 1 1
362 1 1
364 1 1
373 1 1
374 1 1
375 1 1
376 1 1
377 1 1
MISSING_ELSE
382 2 2
383 1 1
396 2 2
397 1 1
403 2 2
404 1 1
407 1 1
410 1 1
411 1 1
412 1 1
413 1 1
414 1 1
416 1 1
418 1 1
419 1 1
420 1 1
422 1 1
427 1 1
428 1 1
431 1 1
432 1 1
433 1 1
435 1 1
440 1 1
441 1 1
442 0 1
443 0 1
445 1 1
454 2 2
MISSING_ELSE
457 1 1
483 1 1
486 1 1


Cond Coverage for Module : prim_sha2
TotalCoveredPercent
Conditions1408963.57
Logical1408963.57
Non-Logical00
Event00

 LINE       74
 EXPRESSION (hash_start_i | hash_continue_i)
             ------1-----   -------2-------
-1--2-StatusTests
00CoveredT1,T2,T3
01Not Covered
10CoveredT2,T3,T4

 LINE       76
 EXPRESSION (hash_go ? digest_mode_i : (hash_done_o ? SHA2_None : digest_mode_flag_q))
             ---1---
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT2,T3,T4

 LINE       76
 SUB-EXPRESSION (hash_done_o ? SHA2_None : digest_mode_flag_q)
                 -----1-----
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT2,T3,T4

 LINE       91
 EXPRESSION (((!sha_en_i)) || hash_go)
             ------1------    ---2---
-1--2-StatusTests
00CoveredT2,T3,T4
01CoveredT2,T3,T4
10CoveredT1,T2,T3

 LINE       93
 EXPRESSION (((!run_hash)) && update_w_from_fifo)
             ------1------    ---------2--------
-1--2-StatusTests
01Not Covered
10CoveredT2,T3,T4
11CoveredT2,T3,T4

 LINE       98
 EXPRESSION (digest_mode_flag_q == SHA2_256)
            ----------------1---------------
-1-StatusTests
0Not Covered
1CoveredT2,T3,T4

 LINE       102
 EXPRESSION ((digest_mode_flag_q == SHA2_384) || (digest_mode_flag_q == SHA2_512))
             ----------------1---------------    ----------------2---------------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       102
 SUB-EXPRESSION (digest_mode_flag_q == SHA2_384)
                ----------------1---------------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       102
 SUB-EXPRESSION (digest_mode_flag_q == SHA2_512)
                ----------------1---------------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       125
 EXPRESSION (digest_mode_flag_q == SHA2_256)
            ----------------1---------------
-1-StatusTests
0Not Covered
1CoveredT2,T3,T4

 LINE       128
 EXPRESSION ((digest_mode_flag_q == SHA2_512) || (digest_mode_flag_q == SHA2_384))
             ----------------1---------------    ----------------2---------------
-1--2-StatusTests
00Not Covered
01Not Covered
10Not Covered

 LINE       128
 SUB-EXPRESSION (digest_mode_flag_q == SHA2_512)
                ----------------1---------------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       128
 SUB-EXPRESSION (digest_mode_flag_q == SHA2_384)
                ----------------1---------------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       147
 EXPRESSION (digest_mode_i == SHA2_256)
            -------------1-------------
-1-StatusTests
0Not Covered
1CoveredT2,T3,T4

 LINE       149
 EXPRESSION (digest_mode_i == SHA2_384)
            -------------1-------------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       151
 EXPRESSION (digest_mode_i == SHA2_512)
            -------------1-------------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       159
 EXPRESSION (digest_we_i[i] ? digest_i[i] : gen_multimode.digest_q[i])
             -------1------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       164
 EXPRESSION (digest_mode_flag_q == SHA2_256)
            ----------------1---------------
-1-StatusTests
0Not Covered
1CoveredT2,T3,T4

 LINE       166
 EXPRESSION ((hash_done_o == 1'b1) && (digest_mode_flag_q == SHA2_384))
             ----------1----------    ----------------2---------------
-1--2-StatusTests
01Not Covered
10CoveredT2,T3,T4
11Not Covered

 LINE       166
 SUB-EXPRESSION (hash_done_o == 1'b1)
                ----------1----------
-1-StatusTests
0CoveredT2,T3,T4
1CoveredT2,T3,T4

 LINE       166
 SUB-EXPRESSION (digest_mode_flag_q == SHA2_384)
                ----------------1---------------
-1-StatusTests
0CoveredT2,T3,T4
1Not Covered

 LINE       170
 EXPRESSION ((hash_done_o == 1'b1) && (digest_mode_flag_q == SHA2_256))
             ----------1----------    ----------------2---------------
-1--2-StatusTests
01CoveredT2,T3,T4
10Not Covered
11CoveredT2,T3,T4

 LINE       170
 SUB-EXPRESSION (hash_done_o == 1'b1)
                ----------1----------
-1-StatusTests
0CoveredT2,T3,T4
1CoveredT2,T3,T4

 LINE       170
 SUB-EXPRESSION (digest_mode_flag_q == SHA2_256)
                ----------------1---------------
-1-StatusTests
0Not Covered
1CoveredT2,T3,T4

 LINE       279
 EXPRESSION (((!sha_en_i)) || hash_go)
             ------1------    ---2---
-1--2-StatusTests
00CoveredT2,T3,T4
01CoveredT2,T3,T4
10CoveredT1,T2,T3

 LINE       300
 EXPRESSION ((((~sha_en_i)) || hash_go) ? '0 : (update_w_from_fifo ? ((w_index_q + 1)) : w_index_q))
             -------------1------------
-1-StatusTests
0CoveredT2,T3,T4
1CoveredT1,T2,T3

 LINE       300
 SUB-EXPRESSION (((~sha_en_i)) || hash_go)
                 ------1------    ---2---
-1--2-StatusTests
00CoveredT2,T3,T4
01CoveredT2,T3,T4
10CoveredT1,T2,T3

 LINE       300
 SUB-EXPRESSION (update_w_from_fifo ? ((w_index_q + 1)) : w_index_q)
                 ---------1--------
-1-StatusTests
0CoveredT2,T3,T4
1CoveredT2,T3,T4

 LINE       346
 EXPRESSION (w_index_q == 4'd15)
            ----------1---------
-1-StatusTests
0CoveredT2,T3,T4
1CoveredT2,T3,T4

 LINE       357
 EXPRESSION (msg_feed_complete && one_chunk_done)
             --------1--------    -------2------
-1--2-StatusTests
01CoveredT2,T3,T4
10CoveredT2,T3,T4
11CoveredT2,T3,T4

 LINE       407
 EXPRESSION (hash_start_i | (((~sha_en_i)) & sha_en_q))
             ------1-----   -------------2------------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT6,T20,T18
10CoveredT2,T3,T4

 LINE       407
 SUB-EXPRESSION (((~sha_en_i)) & sha_en_q)
                 ------1------   ----2---
-1--2-StatusTests
01CoveredT2,T3,T4
10CoveredT1,T2,T3
11CoveredT6,T20,T18

 LINE       418
 EXPRESSION (fifo_st_q == FifoWait)
            -----------1-----------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT2,T3,T4

 LINE       428
 EXPRESSION 
 Number  Term
      1  (((digest_mode_flag_q == SHA2_256) || ((~MultimodeEn))) && (round_q < 7'h30)) || 
      2  (((digest_mode_flag_q == SHA2_384) || (digest_mode_flag_q == SHA2_512)) && (round_q < 7'h40)))
-1--2-StatusTests
00CoveredT2,T3,T4
01Not Covered
10CoveredT2,T3,T4

 LINE       428
 SUB-EXPRESSION (((digest_mode_flag_q == SHA2_256) || ((~MultimodeEn))) && (round_q < 7'h30))
                 ---------------------------1--------------------------    --------2--------
-1--2-StatusTests
01Not Covered
10CoveredT2,T3,T4
11CoveredT2,T3,T4

 LINE       428
 SUB-EXPRESSION ((digest_mode_flag_q == SHA2_256) || ((~MultimodeEn)))
                 ----------------1---------------    --------2-------
-1--2-StatusTests
0-Not Covered
1-CoveredT2,T3,T4

 LINE       428
 SUB-EXPRESSION (digest_mode_flag_q == SHA2_256)
                ----------------1---------------
-1-StatusTests
0Not Covered
1CoveredT2,T3,T4

 LINE       428
 SUB-EXPRESSION (((digest_mode_flag_q == SHA2_384) || (digest_mode_flag_q == SHA2_512)) && (round_q < 7'h40))
                 -----------------------------------1----------------------------------    --------2--------
-1--2-StatusTests
01CoveredT2,T3,T4
10Not Covered
11Not Covered

 LINE       428
 SUB-EXPRESSION ((digest_mode_flag_q == SHA2_384) || (digest_mode_flag_q == SHA2_512))
                 ----------------1---------------    ----------------2---------------
-1--2-StatusTests
00CoveredT2,T3,T4
01Not Covered
10Not Covered

 LINE       428
 SUB-EXPRESSION (digest_mode_flag_q == SHA2_384)
                ----------------1---------------
-1-StatusTests
0CoveredT2,T3,T4
1Not Covered

 LINE       428
 SUB-EXPRESSION (digest_mode_flag_q == SHA2_512)
                ----------------1---------------
-1-StatusTests
0CoveredT2,T3,T4
1Not Covered

 LINE       441
 EXPRESSION (fifo_st_q == FifoWait)
            -----------1-----------
-1-StatusTests
0CoveredT2,T3,T4
1Not Covered

 LINE       454
 EXPRESSION (((!sha_en_i)) || hash_go)
             ------1------    ---2---
-1--2-StatusTests
00CoveredT2,T3,T4
01CoveredT2,T3,T4
10CoveredT1,T2,T3

 LINE       457
 EXPRESSION 
 Number  Term
      1  (((digest_mode_flag_q == SHA2_256) || ((~MultimodeEn))) && (round_q == 7'd63)) ? 1'b1 : ((((digest_mode_flag_q == SHA2_384) || (digest_mode_flag_q == SHA2_512)) && (round_q == 7'd79)) ? 1'b1 : 1'b0))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT2,T3,T4

 LINE       457
 SUB-EXPRESSION (((digest_mode_flag_q == SHA2_256) || ((~MultimodeEn))) && (round_q == 7'd63))
                 ---------------------------1--------------------------    ---------2--------
-1--2-StatusTests
01Not Covered
10CoveredT2,T3,T4
11CoveredT2,T3,T4

 LINE       457
 SUB-EXPRESSION ((digest_mode_flag_q == SHA2_256) || ((~MultimodeEn)))
                 ----------------1---------------    --------2-------
-1--2-StatusTests
0-CoveredT1,T2,T3
1-CoveredT2,T3,T4

 LINE       457
 SUB-EXPRESSION (digest_mode_flag_q == SHA2_256)
                ----------------1---------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT2,T3,T4

 LINE       457
 SUB-EXPRESSION (round_q == 7'd63)
                ---------1--------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT2,T3,T4

 LINE       457
 SUB-EXPRESSION ((((digest_mode_flag_q == SHA2_384) || (digest_mode_flag_q == SHA2_512)) && (round_q == 7'd79)) ? 1'b1 : 1'b0)
                 -----------------------------------------------1----------------------------------------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       457
 SUB-EXPRESSION (((digest_mode_flag_q == SHA2_384) || (digest_mode_flag_q == SHA2_512)) && (round_q == 7'd79))
                 -----------------------------------1----------------------------------    ---------2--------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       457
 SUB-EXPRESSION ((digest_mode_flag_q == SHA2_384) || (digest_mode_flag_q == SHA2_512))
                 ----------------1---------------    ----------------2---------------
-1--2-StatusTests
00CoveredT1,T2,T3
01Not Covered
10Not Covered

 LINE       457
 SUB-EXPRESSION (digest_mode_flag_q == SHA2_384)
                ----------------1---------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       457
 SUB-EXPRESSION (digest_mode_flag_q == SHA2_512)
                ----------------1---------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       457
 SUB-EXPRESSION (round_q == 7'd79)
                ---------1--------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       483
 EXPRESSION (init_hash | run_hash | update_digest)
             ----1----   ----2---   ------3------
-1--2--3-StatusTests
000CoveredT1,T2,T3
001CoveredT2,T3,T4
010CoveredT2,T3,T4
100CoveredT2,T3,T4

 LINE       486
 EXPRESSION ((fifo_st_q == FifoIdle) && (sha_st_q == ShaIdle) && ((!hash_go)))
             -----------1-----------    ----------2----------    ------3-----
-1--2--3-StatusTests
011CoveredT2,T3,T4
101CoveredT2,T3,T4
110CoveredT2,T3,T4
111CoveredT1,T2,T3

 LINE       486
 SUB-EXPRESSION (fifo_st_q == FifoIdle)
                -----------1-----------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       486
 SUB-EXPRESSION (sha_st_q == ShaIdle)
                ----------1----------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

FSM Coverage for Module : prim_sha2
Summary for FSM :: fifo_st_q
TotalCoveredPercent
States 3 3 100.00 (Not included in score)
Transitions 5 5 100.00
Sequences 0 0

State, Transition and Sequence Details for FSM :: fifo_st_q
statesLine No.CoveredTests
FifoIdle 331 Covered T1,T2,T3
FifoLoadFromFifo 337 Covered T2,T3,T4
FifoWait 347 Covered T2,T3,T4


transitionsLine No.CoveredTests
FifoIdle->FifoLoadFromFifo 337 Covered T2,T3,T4
FifoLoadFromFifo->FifoIdle 331 Covered T8,T9,T10
FifoLoadFromFifo->FifoWait 347 Covered T2,T3,T4
FifoWait->FifoIdle 331 Covered T2,T3,T4
FifoWait->FifoLoadFromFifo 362 Covered T2,T3,T4


Summary for FSM :: sha_st_q
TotalCoveredPercent
States 3 3 100.00 (Not included in score)
Transitions 5 4 80.00
Sequences 0 0

State, Transition and Sequence Details for FSM :: sha_st_q
statesLine No.CoveredTests
ShaCompress 420 Covered T2,T3,T4
ShaIdle 422 Covered T1,T2,T3
ShaUpdateDigest 433 Covered T2,T3,T4


transitionsLine No.CoveredTests
ShaCompress->ShaIdle 454 Covered T8,T9,T10
ShaCompress->ShaUpdateDigest 433 Covered T2,T3,T4
ShaIdle->ShaCompress 420 Covered T2,T3,T4
ShaUpdateDigest->ShaCompress 443 Not Covered
ShaUpdateDigest->ShaIdle 445 Covered T2,T3,T4



Branch Coverage for Module : prim_sha2
Line No.TotalCoveredPercent
Branches 78 68 87.18
TERNARY 76 3 3 100.00
TERNARY 300 3 3 100.00
TERNARY 457 3 2 66.67
IF 279 4 4 100.00
IF 295 2 2 100.00
IF 305 2 2 100.00
IF 313 2 2 100.00
IF 326 2 2 100.00
CASE 335 9 8 88.89
IF 373 3 3 100.00
IF 382 2 2 100.00
IF 396 2 2 100.00
IF 403 2 2 100.00
CASE 416 8 6 75.00
IF 454 2 2 100.00
IF 89 8 6 75.00
IF 113 3 2 66.67
IF 120 6 4 66.67
IF 136 2 2 100.00
IF 143 8 7 87.50
IF 181 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_sha2_0/rtl/prim_sha2.sv' or '../src/lowrisc_prim_sha2_0/rtl/prim_sha2.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 76 (hash_go) ? -2-: 76 (hash_done_o) ?

Branches:
-1--2-StatusTests
1 - Covered T2,T3,T4
0 1 Covered T2,T3,T4
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 300 (((~sha_en_i) || hash_go)) ? -2-: 300 (update_w_from_fifo) ?

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T2,T3,T4
0 0 Covered T2,T3,T4


LineNo. Expression -1-: 457 ((((digest_mode_flag_q == SHA2_256) || (~MultimodeEn)) && (round_q == 7'd63))) ? -2-: 457 ((((digest_mode_flag_q == SHA2_384) || (digest_mode_flag_q == SHA2_512)) && (round_q == 7'd79))) ?

Branches:
-1--2-StatusTests
1 - Covered T2,T3,T4
0 1 Not Covered
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 279 if (((!sha_en_i) || hash_go)) -2-: 281 if (run_hash) -3-: 282 if ((((round_q[(RndWidth256 - 1):0] == 6'((unsigned'((prim_sha2_pkg::NumRound256 - 1))))) && ((digest_mode_flag_q == SHA2_256) || (!MultimodeEn))) || ((round_q == 7'((unsigned'((prim_sha2_pkg::NumRound512 - 1))))) && ((digest_mode_flag_q == SHA2_384) || (digest_mode_flag_q == SHA2_512)))))

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T3
0 1 1 Covered T2,T3,T4
0 1 0 Covered T2,T3,T4
0 0 - Covered T2,T3,T4


LineNo. Expression -1-: 295 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 305 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 313 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 326 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 335 case (fifo_st_q) -2-: 337 if (hash_go) -3-: 342 if ((!shaf_rvalid)) -4-: 346 if ((w_index_q == 4'd15)) -5-: 357 if ((msg_feed_complete && one_chunk_done)) -6-: 361 if (one_chunk_done)

Branches:
-1--2--3--4--5--6-StatusTests
FifoIdle 1 - - - - Covered T2,T3,T4
FifoIdle 0 - - - - Covered T1,T2,T3
FifoLoadFromFifo - 1 - - - Covered T2,T3,T4
FifoLoadFromFifo - 0 1 - - Covered T2,T3,T4
FifoLoadFromFifo - 0 0 - - Covered T2,T3,T4
FifoWait - - - 1 - Covered T2,T3,T4
FifoWait - - - 0 1 Covered T2,T3,T4
FifoWait - - - 0 0 Covered T2,T3,T4
default - - - - - Not Covered


LineNo. Expression -1-: 373 if ((!sha_en_i)) -2-: 376 if (hash_go)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T2,T3,T4
0 0 Covered T2,T3,T4


LineNo. Expression -1-: 382 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 396 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 403 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 416 case (sha_st_q) -2-: 418 if ((fifo_st_q == FifoWait)) -3-: 428 if (((((digest_mode_flag_q == SHA2_256) || (~MultimodeEn)) && (round_q < 7'h30)) || (((digest_mode_flag_q == SHA2_384) || (digest_mode_flag_q == SHA2_512)) && (round_q < 7'h40)))) -4-: 432 if (one_chunk_done) -5-: 441 if ((fifo_st_q == FifoWait))

Branches:
-1--2--3--4--5-StatusTests
ShaIdle 1 - - - Covered T2,T3,T4
ShaIdle 0 - - - Covered T1,T2,T3
ShaCompress - 1 - - Covered T2,T3,T4
ShaCompress - 0 1 - Covered T2,T3,T4
ShaCompress - 0 0 - Covered T2,T3,T4
ShaUpdateDigest - - - 1 Not Covered
ShaUpdateDigest - - - 0 Covered T2,T3,T4
default - - - - Not Covered


LineNo. Expression -1-: 454 if (((!sha_en_i) || hash_go))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T2,T3,T4


LineNo. Expression -1-: 89 if (wipe_secret_i) -2-: 91 if (((!sha_en_i) || hash_go)) -3-: 93 if (((!run_hash) && update_w_from_fifo)) -4-: 97 if (calculate_next_w) -5-: 98 if ((digest_mode_flag_q == SHA2_256)) -6-: 102 if (((digest_mode_flag_q == SHA2_384) || (digest_mode_flag_q == SHA2_512))) -7-: 105 if (run_hash)

Branches:
-1--2--3--4--5--6--7-StatusTests
1 - - - - - - Covered T30,T31,T26
0 1 - - - - - Covered T1,T2,T3
0 0 1 - - - - Covered T2,T3,T4
0 0 0 1 1 - - Covered T2,T3,T4
0 0 0 1 0 1 - Not Covered
0 0 0 1 0 0 - Not Covered
0 0 0 0 - - 1 Covered T2,T3,T4
0 0 0 0 - - 0 Covered T2,T3,T4


LineNo. Expression -1-: 113 if ((!rst_ni)) -2-: 114 if (MultimodeEn)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Not Covered


LineNo. Expression -1-: 120 if (wipe_secret_i) -2-: 122 if (init_hash) -3-: 124 if (run_hash) -4-: 125 if ((digest_mode_flag_q == SHA2_256)) -5-: 128 if (((digest_mode_flag_q == SHA2_512) || (digest_mode_flag_q == SHA2_384)))

Branches:
-1--2--3--4--5-StatusTests
1 - - - - Covered T30,T31,T26
0 1 - - - Covered T2,T3,T4
0 0 1 1 - Covered T2,T3,T4
0 0 1 0 1 Not Covered
0 0 1 0 0 Not Covered
0 0 0 - - Covered T1,T2,T3


LineNo. Expression -1-: 136 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 143 if (wipe_secret_i) -2-: 145 if (hash_start_i) -3-: 155 if (clear_digest) -4-: 157 if ((!sha_en_i)) -5-: 161 if (update_digest) -6-: 166 if (((hash_done_o == 1'b1) && (digest_mode_flag_q == SHA2_384))) -7-: 170 if (((hash_done_o == 1'b1) && (digest_mode_flag_q == SHA2_256)))

Branches:
-1--2--3--4--5--6--7-StatusTests
1 - - - - - - Covered T30,T31,T26
0 1 - - - - - Covered T2,T3,T4
0 0 1 - - - - Covered T6,T20,T18
0 0 0 1 - - - Covered T1,T2,T3
0 0 0 0 1 1 - Not Covered
0 0 0 0 1 0 1 Covered T2,T3,T4
0 0 0 0 1 0 0 Covered T2,T3,T4
0 0 0 0 0 - - Covered T2,T3,T4


LineNo. Expression -1-: 181 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%