Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
92.58 95.85 93.09 100.00 74.36 91.89 99.49 93.40


Total test records in report: 773
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html

T561 /workspace/coverage/default/40.hmac_burst_wr.4052563715 Jun 26 06:19:59 PM PDT 24 Jun 26 06:20:09 PM PDT 24 2198533017 ps
T562 /workspace/coverage/default/41.hmac_test_sha384_vectors.2196885408 Jun 26 06:20:04 PM PDT 24 Jun 26 06:56:38 PM PDT 24 177803025815 ps
T563 /workspace/coverage/default/45.hmac_test_sha384_vectors.691021680 Jun 26 06:20:18 PM PDT 24 Jun 26 06:52:40 PM PDT 24 140017787815 ps
T564 /workspace/coverage/default/37.hmac_smoke.1300466700 Jun 26 06:19:47 PM PDT 24 Jun 26 06:19:59 PM PDT 24 1418000602 ps
T565 /workspace/coverage/default/18.hmac_test_sha256_vectors.2096953766 Jun 26 06:19:03 PM PDT 24 Jun 26 06:25:31 PM PDT 24 6489200113 ps
T566 /workspace/coverage/default/32.hmac_smoke.4033720881 Jun 26 06:19:33 PM PDT 24 Jun 26 06:19:45 PM PDT 24 998071668 ps
T567 /workspace/coverage/default/4.hmac_datapath_stress.2306773586 Jun 26 06:18:20 PM PDT 24 Jun 26 06:26:22 PM PDT 24 1682463816 ps
T568 /workspace/coverage/default/28.hmac_wipe_secret.2282068979 Jun 26 06:19:23 PM PDT 24 Jun 26 06:19:59 PM PDT 24 719962735 ps
T569 /workspace/coverage/default/29.hmac_burst_wr.44580108 Jun 26 06:19:27 PM PDT 24 Jun 26 06:20:24 PM PDT 24 959331901 ps
T570 /workspace/coverage/default/32.hmac_test_hmac_vectors.4291414323 Jun 26 06:19:35 PM PDT 24 Jun 26 06:19:38 PM PDT 24 431526926 ps
T571 /workspace/coverage/default/31.hmac_back_pressure.524204681 Jun 26 06:19:25 PM PDT 24 Jun 26 06:19:36 PM PDT 24 204445815 ps
T572 /workspace/coverage/default/36.hmac_stress_all.58927095 Jun 26 06:19:47 PM PDT 24 Jun 26 06:20:08 PM PDT 24 2440963470 ps
T573 /workspace/coverage/default/48.hmac_test_sha256_vectors.3167807792 Jun 26 06:20:25 PM PDT 24 Jun 26 06:28:04 PM PDT 24 34689364013 ps
T574 /workspace/coverage/default/27.hmac_wipe_secret.1866379457 Jun 26 06:19:21 PM PDT 24 Jun 26 06:20:29 PM PDT 24 17448920752 ps
T575 /workspace/coverage/default/28.hmac_long_msg.2596991659 Jun 26 06:19:23 PM PDT 24 Jun 26 06:20:00 PM PDT 24 560473686 ps
T576 /workspace/coverage/default/3.hmac_smoke.3393197388 Jun 26 06:18:13 PM PDT 24 Jun 26 06:18:22 PM PDT 24 673799779 ps
T577 /workspace/coverage/default/3.hmac_burst_wr.3364868860 Jun 26 06:18:20 PM PDT 24 Jun 26 06:18:29 PM PDT 24 156757142 ps
T578 /workspace/coverage/default/10.hmac_wipe_secret.81611794 Jun 26 06:18:37 PM PDT 24 Jun 26 06:18:40 PM PDT 24 95791382 ps
T579 /workspace/coverage/default/23.hmac_smoke.284125235 Jun 26 06:19:12 PM PDT 24 Jun 26 06:19:16 PM PDT 24 44550948 ps
T580 /workspace/coverage/default/30.hmac_back_pressure.573874828 Jun 26 06:19:28 PM PDT 24 Jun 26 06:19:39 PM PDT 24 609964051 ps
T44 /workspace/coverage/default/4.hmac_sec_cm.238379665 Jun 26 06:18:22 PM PDT 24 Jun 26 06:18:24 PM PDT 24 144141230 ps
T581 /workspace/coverage/default/35.hmac_wipe_secret.2724918008 Jun 26 06:19:44 PM PDT 24 Jun 26 06:21:02 PM PDT 24 7004934159 ps
T582 /workspace/coverage/default/15.hmac_error.845326247 Jun 26 06:18:50 PM PDT 24 Jun 26 06:19:05 PM PDT 24 973876620 ps
T583 /workspace/coverage/default/47.hmac_error.3345115234 Jun 26 06:20:20 PM PDT 24 Jun 26 06:21:47 PM PDT 24 29559247097 ps
T584 /workspace/coverage/default/49.hmac_smoke.1003756220 Jun 26 06:20:36 PM PDT 24 Jun 26 06:20:42 PM PDT 24 916251243 ps
T585 /workspace/coverage/default/44.hmac_test_hmac_vectors.3902816114 Jun 26 06:20:12 PM PDT 24 Jun 26 06:20:16 PM PDT 24 124004184 ps
T586 /workspace/coverage/default/4.hmac_test_sha384_vectors.1358077478 Jun 26 06:18:21 PM PDT 24 Jun 26 06:45:28 PM PDT 24 28924295451 ps
T587 /workspace/coverage/default/1.hmac_long_msg.2342583238 Jun 26 06:18:08 PM PDT 24 Jun 26 06:19:40 PM PDT 24 4780887877 ps
T588 /workspace/coverage/default/13.hmac_burst_wr.730687446 Jun 26 06:18:46 PM PDT 24 Jun 26 06:18:57 PM PDT 24 637827835 ps
T589 /workspace/coverage/default/23.hmac_error.3762507926 Jun 26 06:19:16 PM PDT 24 Jun 26 06:20:26 PM PDT 24 23602535844 ps
T590 /workspace/coverage/default/26.hmac_test_sha512_vectors.306018322 Jun 26 06:19:22 PM PDT 24 Jun 26 06:49:02 PM PDT 24 126383484515 ps
T591 /workspace/coverage/default/28.hmac_error.1352724520 Jun 26 06:19:23 PM PDT 24 Jun 26 06:20:56 PM PDT 24 6233992658 ps
T592 /workspace/coverage/default/24.hmac_test_hmac_vectors.2438480496 Jun 26 06:19:14 PM PDT 24 Jun 26 06:19:17 PM PDT 24 141260249 ps
T593 /workspace/coverage/default/25.hmac_test_sha384_vectors.2621059539 Jun 26 06:19:22 PM PDT 24 Jun 26 06:51:45 PM PDT 24 211156967373 ps
T594 /workspace/coverage/default/33.hmac_test_sha512_vectors.2207646094 Jun 26 06:19:34 PM PDT 24 Jun 26 06:48:39 PM PDT 24 65434434090 ps
T595 /workspace/coverage/default/5.hmac_stress_all.1647714192 Jun 26 06:18:26 PM PDT 24 Jun 26 06:20:28 PM PDT 24 4632846463 ps
T596 /workspace/coverage/default/18.hmac_test_sha384_vectors.3388503243 Jun 26 06:19:04 PM PDT 24 Jun 26 06:50:41 PM PDT 24 66153116895 ps
T597 /workspace/coverage/default/48.hmac_test_sha512_vectors.2113072525 Jun 26 06:20:26 PM PDT 24 Jun 26 06:48:23 PM PDT 24 94443693795 ps
T598 /workspace/coverage/default/28.hmac_burst_wr.3876169361 Jun 26 06:19:24 PM PDT 24 Jun 26 06:20:38 PM PDT 24 12275938570 ps
T599 /workspace/coverage/default/5.hmac_test_sha384_vectors.1420004805 Jun 26 06:18:25 PM PDT 24 Jun 26 06:50:01 PM PDT 24 102442722110 ps
T600 /workspace/coverage/default/24.hmac_stress_all.842143180 Jun 26 06:19:16 PM PDT 24 Jun 26 06:37:11 PM PDT 24 5407600190 ps
T601 /workspace/coverage/default/13.hmac_alert_test.2669776105 Jun 26 06:18:50 PM PDT 24 Jun 26 06:18:53 PM PDT 24 47493733 ps
T602 /workspace/coverage/default/0.hmac_datapath_stress.2056195642 Jun 26 06:18:07 PM PDT 24 Jun 26 06:36:50 PM PDT 24 9291710335 ps
T603 /workspace/coverage/default/0.hmac_test_sha384_vectors.188773212 Jun 26 06:18:07 PM PDT 24 Jun 26 06:45:41 PM PDT 24 192866431494 ps
T604 /workspace/coverage/default/15.hmac_alert_test.2629844338 Jun 26 06:18:46 PM PDT 24 Jun 26 06:18:48 PM PDT 24 33739823 ps
T605 /workspace/coverage/default/25.hmac_datapath_stress.3177065759 Jun 26 06:19:11 PM PDT 24 Jun 26 06:30:08 PM PDT 24 9393860186 ps
T606 /workspace/coverage/default/7.hmac_test_hmac_vectors.2171949321 Jun 26 06:18:32 PM PDT 24 Jun 26 06:18:35 PM PDT 24 79165839 ps
T607 /workspace/coverage/default/2.hmac_long_msg.3701166297 Jun 26 06:18:25 PM PDT 24 Jun 26 06:19:24 PM PDT 24 6172428486 ps
T608 /workspace/coverage/default/14.hmac_burst_wr.3414140396 Jun 26 06:18:47 PM PDT 24 Jun 26 06:19:41 PM PDT 24 953759260 ps
T609 /workspace/coverage/default/3.hmac_alert_test.186603829 Jun 26 06:18:21 PM PDT 24 Jun 26 06:18:24 PM PDT 24 15786412 ps
T610 /workspace/coverage/default/11.hmac_wipe_secret.518301387 Jun 26 06:18:46 PM PDT 24 Jun 26 06:19:57 PM PDT 24 6278678774 ps
T611 /workspace/coverage/default/17.hmac_test_sha512_vectors.1172517613 Jun 26 06:19:02 PM PDT 24 Jun 26 06:49:28 PM PDT 24 88462048590 ps
T612 /workspace/coverage/default/26.hmac_alert_test.2015831924 Jun 26 06:19:25 PM PDT 24 Jun 26 06:19:29 PM PDT 24 22985878 ps
T613 /workspace/coverage/default/12.hmac_smoke.3339413732 Jun 26 06:18:44 PM PDT 24 Jun 26 06:18:52 PM PDT 24 421596408 ps
T614 /workspace/coverage/default/42.hmac_burst_wr.2924555865 Jun 26 06:20:04 PM PDT 24 Jun 26 06:20:55 PM PDT 24 6440968802 ps
T615 /workspace/coverage/default/34.hmac_wipe_secret.4144313546 Jun 26 06:19:39 PM PDT 24 Jun 26 06:21:06 PM PDT 24 41059788169 ps
T616 /workspace/coverage/default/22.hmac_datapath_stress.2981021737 Jun 26 06:19:11 PM PDT 24 Jun 26 06:24:31 PM PDT 24 1527133254 ps
T617 /workspace/coverage/default/45.hmac_long_msg.1267546387 Jun 26 06:20:11 PM PDT 24 Jun 26 06:22:44 PM PDT 24 11264646170 ps
T618 /workspace/coverage/default/15.hmac_test_hmac_vectors.2147671511 Jun 26 06:18:51 PM PDT 24 Jun 26 06:18:54 PM PDT 24 68367170 ps
T619 /workspace/coverage/default/29.hmac_test_sha384_vectors.3802410598 Jun 26 06:19:25 PM PDT 24 Jun 26 06:47:49 PM PDT 24 124204039077 ps
T620 /workspace/coverage/default/18.hmac_smoke.321953506 Jun 26 06:19:01 PM PDT 24 Jun 26 06:19:20 PM PDT 24 3987936325 ps
T621 /workspace/coverage/default/46.hmac_test_hmac_vectors.1722813619 Jun 26 06:20:18 PM PDT 24 Jun 26 06:20:21 PM PDT 24 28734534 ps
T622 /workspace/coverage/default/16.hmac_stress_all.1739432990 Jun 26 06:18:54 PM PDT 24 Jun 26 06:19:40 PM PDT 24 10591420634 ps
T623 /workspace/coverage/default/46.hmac_test_sha512_vectors.4124252797 Jun 26 06:20:19 PM PDT 24 Jun 26 06:50:26 PM PDT 24 422324970262 ps
T624 /workspace/coverage/default/7.hmac_wipe_secret.1189008296 Jun 26 06:18:31 PM PDT 24 Jun 26 06:19:48 PM PDT 24 20900916868 ps
T625 /workspace/coverage/default/28.hmac_test_sha384_vectors.1043100459 Jun 26 06:19:30 PM PDT 24 Jun 26 06:49:57 PM PDT 24 175209360151 ps
T626 /workspace/coverage/default/27.hmac_test_sha384_vectors.2248918358 Jun 26 06:19:25 PM PDT 24 Jun 26 06:54:57 PM PDT 24 114702419702 ps
T627 /workspace/coverage/default/23.hmac_datapath_stress.3019200033 Jun 26 06:19:14 PM PDT 24 Jun 26 06:26:29 PM PDT 24 2024486317 ps
T628 /workspace/coverage/default/2.hmac_test_sha256_vectors.3957236828 Jun 26 06:18:11 PM PDT 24 Jun 26 06:25:19 PM PDT 24 7332006989 ps
T629 /workspace/coverage/default/17.hmac_test_hmac_vectors.2426122329 Jun 26 06:19:07 PM PDT 24 Jun 26 06:19:10 PM PDT 24 33477164 ps
T630 /workspace/coverage/default/2.hmac_back_pressure.1137902336 Jun 26 06:18:12 PM PDT 24 Jun 26 06:18:46 PM PDT 24 633440009 ps
T631 /workspace/coverage/default/25.hmac_burst_wr.4031489810 Jun 26 06:19:18 PM PDT 24 Jun 26 06:20:24 PM PDT 24 7206425750 ps
T632 /workspace/coverage/default/34.hmac_alert_test.3722703374 Jun 26 06:19:39 PM PDT 24 Jun 26 06:19:41 PM PDT 24 39795916 ps
T633 /workspace/coverage/default/36.hmac_back_pressure.517350234 Jun 26 06:19:45 PM PDT 24 Jun 26 06:20:11 PM PDT 24 528301411 ps
T634 /workspace/coverage/default/3.hmac_wipe_secret.1588954871 Jun 26 06:18:18 PM PDT 24 Jun 26 06:18:58 PM PDT 24 2860788367 ps
T635 /workspace/coverage/default/2.hmac_smoke.2704417948 Jun 26 06:18:12 PM PDT 24 Jun 26 06:18:18 PM PDT 24 330420021 ps
T636 /workspace/coverage/default/39.hmac_long_msg.3958342226 Jun 26 06:19:55 PM PDT 24 Jun 26 06:20:30 PM PDT 24 2260439121 ps
T637 /workspace/coverage/default/41.hmac_long_msg.1812380903 Jun 26 06:19:56 PM PDT 24 Jun 26 06:21:22 PM PDT 24 16569482937 ps
T638 /workspace/coverage/default/48.hmac_test_sha384_vectors.196993069 Jun 26 06:20:26 PM PDT 24 Jun 26 06:49:46 PM PDT 24 65465205489 ps
T639 /workspace/coverage/default/24.hmac_smoke.1308771238 Jun 26 06:19:14 PM PDT 24 Jun 26 06:19:30 PM PDT 24 2227891557 ps
T640 /workspace/coverage/default/4.hmac_test_sha512_vectors.2722691837 Jun 26 06:18:17 PM PDT 24 Jun 26 06:46:54 PM PDT 24 61231671540 ps
T641 /workspace/coverage/default/20.hmac_test_sha512_vectors.3767100740 Jun 26 06:19:12 PM PDT 24 Jun 26 06:49:33 PM PDT 24 44590648366 ps
T642 /workspace/coverage/default/20.hmac_test_sha384_vectors.2014268906 Jun 26 06:19:11 PM PDT 24 Jun 26 06:51:08 PM PDT 24 460991952190 ps
T643 /workspace/coverage/default/15.hmac_back_pressure.3263020724 Jun 26 06:18:49 PM PDT 24 Jun 26 06:19:10 PM PDT 24 3896689329 ps
T644 /workspace/coverage/default/19.hmac_burst_wr.873472529 Jun 26 06:19:07 PM PDT 24 Jun 26 06:20:13 PM PDT 24 4383499937 ps
T645 /workspace/coverage/default/43.hmac_test_sha384_vectors.1382547804 Jun 26 06:20:12 PM PDT 24 Jun 26 06:48:01 PM PDT 24 30643517967 ps
T646 /workspace/coverage/default/28.hmac_test_sha512_vectors.1896886935 Jun 26 06:19:26 PM PDT 24 Jun 26 06:53:44 PM PDT 24 36574795955 ps
T647 /workspace/coverage/default/19.hmac_wipe_secret.2837988705 Jun 26 06:19:01 PM PDT 24 Jun 26 06:19:06 PM PDT 24 234856013 ps
T648 /workspace/coverage/default/5.hmac_error.369998353 Jun 26 06:18:21 PM PDT 24 Jun 26 06:19:54 PM PDT 24 13675107819 ps
T649 /workspace/coverage/default/33.hmac_wipe_secret.3307994125 Jun 26 06:19:33 PM PDT 24 Jun 26 06:20:10 PM PDT 24 8644428139 ps
T650 /workspace/coverage/default/40.hmac_datapath_stress.3747473095 Jun 26 06:19:57 PM PDT 24 Jun 26 06:37:01 PM PDT 24 4028821256 ps
T651 /workspace/coverage/default/25.hmac_smoke.456746736 Jun 26 06:19:17 PM PDT 24 Jun 26 06:19:23 PM PDT 24 614947796 ps
T652 /workspace/coverage/default/17.hmac_test_sha384_vectors.467211056 Jun 26 06:19:02 PM PDT 24 Jun 26 06:50:13 PM PDT 24 461427917094 ps
T653 /workspace/coverage/default/34.hmac_burst_wr.3342992035 Jun 26 06:19:40 PM PDT 24 Jun 26 06:20:25 PM PDT 24 32790770801 ps
T654 /workspace/coverage/default/12.hmac_alert_test.3593084602 Jun 26 06:18:44 PM PDT 24 Jun 26 06:18:46 PM PDT 24 45715099 ps
T655 /workspace/coverage/default/25.hmac_wipe_secret.2489921847 Jun 26 06:19:14 PM PDT 24 Jun 26 06:19:20 PM PDT 24 458429647 ps
T656 /workspace/coverage/default/37.hmac_test_sha512_vectors.3356640204 Jun 26 06:19:52 PM PDT 24 Jun 26 06:45:37 PM PDT 24 26965389188 ps
T657 /workspace/coverage/default/26.hmac_back_pressure.691583331 Jun 26 06:19:22 PM PDT 24 Jun 26 06:19:44 PM PDT 24 808214449 ps
T658 /workspace/coverage/default/40.hmac_error.2170859359 Jun 26 06:19:56 PM PDT 24 Jun 26 06:20:17 PM PDT 24 1021162376 ps
T659 /workspace/coverage/default/20.hmac_datapath_stress.76118173 Jun 26 06:19:08 PM PDT 24 Jun 26 06:27:19 PM PDT 24 7585020142 ps
T62 /workspace/coverage/default/38.hmac_stress_all.1180271123 Jun 26 06:19:50 PM PDT 24 Jun 26 06:50:11 PM PDT 24 29968902335 ps
T660 /workspace/coverage/default/9.hmac_datapath_stress.4264995133 Jun 26 06:18:37 PM PDT 24 Jun 26 06:33:03 PM PDT 24 14866102171 ps
T661 /workspace/coverage/default/13.hmac_wipe_secret.1918991817 Jun 26 06:18:49 PM PDT 24 Jun 26 06:19:15 PM PDT 24 545387881 ps
T662 /workspace/coverage/default/41.hmac_test_sha256_vectors.3532551172 Jun 26 06:20:04 PM PDT 24 Jun 26 06:27:27 PM PDT 24 30831625786 ps
T663 /workspace/coverage/default/46.hmac_datapath_stress.1313262806 Jun 26 06:20:18 PM PDT 24 Jun 26 06:26:13 PM PDT 24 2860610945 ps
T664 /workspace/coverage/default/21.hmac_test_hmac_vectors.1176887459 Jun 26 06:19:10 PM PDT 24 Jun 26 06:19:13 PM PDT 24 297798138 ps
T665 /workspace/coverage/default/10.hmac_test_sha256_vectors.3992203219 Jun 26 06:18:36 PM PDT 24 Jun 26 06:27:06 PM PDT 24 50408564585 ps
T666 /workspace/coverage/default/18.hmac_test_sha512_vectors.3061386651 Jun 26 06:19:05 PM PDT 24 Jun 26 06:54:42 PM PDT 24 309428354971 ps
T70 /workspace/coverage/cover_reg_top/26.hmac_intr_test.957030154 Jun 26 06:29:56 PM PDT 24 Jun 26 06:29:57 PM PDT 24 28345412 ps
T39 /workspace/coverage/cover_reg_top/8.hmac_tl_intg_err.3041142891 Jun 26 06:29:44 PM PDT 24 Jun 26 06:29:49 PM PDT 24 196391023 ps
T667 /workspace/coverage/cover_reg_top/4.hmac_csr_bit_bash.3223761552 Jun 26 06:29:29 PM PDT 24 Jun 26 06:29:53 PM PDT 24 1124572429 ps
T40 /workspace/coverage/cover_reg_top/3.hmac_tl_intg_err.143237946 Jun 26 06:29:33 PM PDT 24 Jun 26 06:29:45 PM PDT 24 461911693 ps
T140 /workspace/coverage/cover_reg_top/42.hmac_intr_test.1731029456 Jun 26 06:29:47 PM PDT 24 Jun 26 06:29:51 PM PDT 24 39852571 ps
T41 /workspace/coverage/cover_reg_top/18.hmac_csr_mem_rw_with_rand_reset.2395227612 Jun 26 06:29:30 PM PDT 24 Jun 26 06:29:40 PM PDT 24 36741256 ps
T71 /workspace/coverage/cover_reg_top/2.hmac_csr_bit_bash.1421482322 Jun 26 06:29:29 PM PDT 24 Jun 26 06:29:53 PM PDT 24 2990258482 ps
T54 /workspace/coverage/cover_reg_top/0.hmac_csr_mem_rw_with_rand_reset.4212964184 Jun 26 06:29:20 PM PDT 24 Jun 26 06:29:25 PM PDT 24 73864130 ps
T99 /workspace/coverage/cover_reg_top/4.hmac_same_csr_outstanding.1820672453 Jun 26 06:29:29 PM PDT 24 Jun 26 06:29:39 PM PDT 24 45486472 ps
T56 /workspace/coverage/cover_reg_top/12.hmac_tl_intg_err.2987642628 Jun 26 06:29:28 PM PDT 24 Jun 26 06:29:37 PM PDT 24 201429253 ps
T72 /workspace/coverage/cover_reg_top/14.hmac_intr_test.3002731933 Jun 26 06:29:44 PM PDT 24 Jun 26 06:29:49 PM PDT 24 18714252 ps
T55 /workspace/coverage/cover_reg_top/11.hmac_csr_mem_rw_with_rand_reset.3999539894 Jun 26 06:29:31 PM PDT 24 Jun 26 06:29:42 PM PDT 24 144031984 ps
T57 /workspace/coverage/cover_reg_top/3.hmac_tl_errors.4229285299 Jun 26 06:29:21 PM PDT 24 Jun 26 06:29:26 PM PDT 24 26543412 ps
T58 /workspace/coverage/cover_reg_top/16.hmac_tl_errors.3908260242 Jun 26 06:29:28 PM PDT 24 Jun 26 06:29:45 PM PDT 24 1351714911 ps
T73 /workspace/coverage/cover_reg_top/8.hmac_csr_rw.2511826578 Jun 26 06:29:40 PM PDT 24 Jun 26 06:29:46 PM PDT 24 22202194 ps
T74 /workspace/coverage/cover_reg_top/0.hmac_csr_bit_bash.62652584 Jun 26 06:29:26 PM PDT 24 Jun 26 06:29:37 PM PDT 24 480703793 ps
T68 /workspace/coverage/cover_reg_top/10.hmac_csr_mem_rw_with_rand_reset.1811486819 Jun 26 06:29:45 PM PDT 24 Jun 26 06:29:51 PM PDT 24 595454899 ps
T65 /workspace/coverage/cover_reg_top/9.hmac_csr_mem_rw_with_rand_reset.3353086232 Jun 26 06:29:29 PM PDT 24 Jun 26 06:29:38 PM PDT 24 32960592 ps
T141 /workspace/coverage/cover_reg_top/22.hmac_intr_test.2229181661 Jun 26 06:29:47 PM PDT 24 Jun 26 06:29:51 PM PDT 24 13347836 ps
T84 /workspace/coverage/cover_reg_top/0.hmac_csr_aliasing.365043472 Jun 26 06:29:23 PM PDT 24 Jun 26 06:29:30 PM PDT 24 241993078 ps
T100 /workspace/coverage/cover_reg_top/7.hmac_same_csr_outstanding.1651053580 Jun 26 06:29:31 PM PDT 24 Jun 26 06:29:42 PM PDT 24 119098417 ps
T668 /workspace/coverage/cover_reg_top/18.hmac_intr_test.1225360406 Jun 26 06:29:33 PM PDT 24 Jun 26 06:29:42 PM PDT 24 43849036 ps
T669 /workspace/coverage/cover_reg_top/6.hmac_csr_rw.1088438241 Jun 26 06:29:27 PM PDT 24 Jun 26 06:29:41 PM PDT 24 86720809 ps
T59 /workspace/coverage/cover_reg_top/14.hmac_csr_mem_rw_with_rand_reset.882357751 Jun 26 06:29:29 PM PDT 24 Jun 26 06:39:23 PM PDT 24 55534675372 ps
T75 /workspace/coverage/cover_reg_top/43.hmac_intr_test.691753946 Jun 26 06:29:34 PM PDT 24 Jun 26 06:29:43 PM PDT 24 12995129 ps
T64 /workspace/coverage/cover_reg_top/8.hmac_csr_mem_rw_with_rand_reset.3881569062 Jun 26 06:29:39 PM PDT 24 Jun 26 06:29:48 PM PDT 24 52790536 ps
T76 /workspace/coverage/cover_reg_top/1.hmac_same_csr_outstanding.301980703 Jun 26 06:29:25 PM PDT 24 Jun 26 06:29:31 PM PDT 24 87489832 ps
T142 /workspace/coverage/cover_reg_top/9.hmac_tl_intg_err.2063997077 Jun 26 06:29:31 PM PDT 24 Jun 26 06:29:44 PM PDT 24 228798274 ps
T670 /workspace/coverage/cover_reg_top/45.hmac_intr_test.1349536062 Jun 26 06:29:34 PM PDT 24 Jun 26 06:29:43 PM PDT 24 39079310 ps
T671 /workspace/coverage/cover_reg_top/16.hmac_intr_test.3642412690 Jun 26 06:29:43 PM PDT 24 Jun 26 06:29:47 PM PDT 24 10928690 ps
T145 /workspace/coverage/cover_reg_top/0.hmac_tl_intg_err.1884476661 Jun 26 06:29:23 PM PDT 24 Jun 26 06:29:32 PM PDT 24 241338116 ps
T672 /workspace/coverage/cover_reg_top/19.hmac_csr_mem_rw_with_rand_reset.481235698 Jun 26 06:29:53 PM PDT 24 Jun 26 06:29:56 PM PDT 24 41678435 ps
T101 /workspace/coverage/cover_reg_top/12.hmac_same_csr_outstanding.3292250222 Jun 26 06:29:45 PM PDT 24 Jun 26 06:29:51 PM PDT 24 154768757 ps
T143 /workspace/coverage/cover_reg_top/6.hmac_tl_intg_err.4181980719 Jun 26 06:29:25 PM PDT 24 Jun 26 06:29:33 PM PDT 24 375862548 ps
T673 /workspace/coverage/cover_reg_top/34.hmac_intr_test.1109323985 Jun 26 06:29:41 PM PDT 24 Jun 26 06:29:46 PM PDT 24 36609521 ps
T85 /workspace/coverage/cover_reg_top/3.hmac_csr_hw_reset.1708350940 Jun 26 06:29:25 PM PDT 24 Jun 26 06:29:31 PM PDT 24 34188189 ps
T148 /workspace/coverage/cover_reg_top/4.hmac_tl_intg_err.3883765948 Jun 26 06:29:28 PM PDT 24 Jun 26 06:29:37 PM PDT 24 98539927 ps
T60 /workspace/coverage/cover_reg_top/12.hmac_tl_errors.43893365 Jun 26 06:29:44 PM PDT 24 Jun 26 06:29:52 PM PDT 24 293667657 ps
T674 /workspace/coverage/cover_reg_top/1.hmac_csr_bit_bash.205489508 Jun 26 06:29:27 PM PDT 24 Jun 26 06:29:45 PM PDT 24 4572626002 ps
T675 /workspace/coverage/cover_reg_top/30.hmac_intr_test.2728397337 Jun 26 06:29:36 PM PDT 24 Jun 26 06:29:44 PM PDT 24 51980485 ps
T86 /workspace/coverage/cover_reg_top/18.hmac_csr_rw.2504202059 Jun 26 06:29:41 PM PDT 24 Jun 26 06:29:47 PM PDT 24 30674477 ps
T63 /workspace/coverage/cover_reg_top/6.hmac_tl_errors.3162834054 Jun 26 06:29:23 PM PDT 24 Jun 26 06:29:30 PM PDT 24 209819009 ps
T66 /workspace/coverage/cover_reg_top/4.hmac_tl_errors.837505520 Jun 26 06:29:30 PM PDT 24 Jun 26 06:29:40 PM PDT 24 438754130 ps
T676 /workspace/coverage/cover_reg_top/7.hmac_csr_mem_rw_with_rand_reset.572849989 Jun 26 06:29:32 PM PDT 24 Jun 26 06:29:42 PM PDT 24 32417474 ps
T677 /workspace/coverage/cover_reg_top/2.hmac_tl_intg_err.605872508 Jun 26 06:29:22 PM PDT 24 Jun 26 06:29:28 PM PDT 24 85861090 ps
T150 /workspace/coverage/cover_reg_top/16.hmac_tl_intg_err.1326065934 Jun 26 06:29:49 PM PDT 24 Jun 26 06:29:54 PM PDT 24 151054031 ps
T678 /workspace/coverage/cover_reg_top/5.hmac_csr_mem_rw_with_rand_reset.4218091617 Jun 26 06:29:30 PM PDT 24 Jun 26 06:29:40 PM PDT 24 75111518 ps
T102 /workspace/coverage/cover_reg_top/14.hmac_csr_rw.2261980333 Jun 26 06:29:41 PM PDT 24 Jun 26 06:29:51 PM PDT 24 41405417 ps
T146 /workspace/coverage/cover_reg_top/11.hmac_tl_intg_err.2246889001 Jun 26 06:29:28 PM PDT 24 Jun 26 06:29:39 PM PDT 24 253493224 ps
T103 /workspace/coverage/cover_reg_top/5.hmac_csr_rw.1868659337 Jun 26 06:29:32 PM PDT 24 Jun 26 06:29:41 PM PDT 24 61734108 ps
T151 /workspace/coverage/cover_reg_top/17.hmac_tl_intg_err.697163706 Jun 26 06:29:34 PM PDT 24 Jun 26 06:29:44 PM PDT 24 80956691 ps
T679 /workspace/coverage/cover_reg_top/48.hmac_intr_test.2811836650 Jun 26 06:29:36 PM PDT 24 Jun 26 06:29:44 PM PDT 24 25570770 ps
T87 /workspace/coverage/cover_reg_top/1.hmac_csr_hw_reset.2842383907 Jun 26 06:29:28 PM PDT 24 Jun 26 06:29:42 PM PDT 24 330683847 ps
T88 /workspace/coverage/cover_reg_top/16.hmac_csr_rw.3854732043 Jun 26 06:29:49 PM PDT 24 Jun 26 06:29:52 PM PDT 24 18125947 ps
T104 /workspace/coverage/cover_reg_top/13.hmac_same_csr_outstanding.2352951516 Jun 26 06:29:43 PM PDT 24 Jun 26 06:29:50 PM PDT 24 119269505 ps
T89 /workspace/coverage/cover_reg_top/0.hmac_csr_rw.3507744034 Jun 26 06:29:25 PM PDT 24 Jun 26 06:29:32 PM PDT 24 509108652 ps
T680 /workspace/coverage/cover_reg_top/44.hmac_intr_test.2850868844 Jun 26 06:29:45 PM PDT 24 Jun 26 06:29:50 PM PDT 24 62099055 ps
T681 /workspace/coverage/cover_reg_top/1.hmac_intr_test.1326459881 Jun 26 06:29:19 PM PDT 24 Jun 26 06:29:24 PM PDT 24 14796731 ps
T682 /workspace/coverage/cover_reg_top/41.hmac_intr_test.2413833655 Jun 26 06:29:34 PM PDT 24 Jun 26 06:29:43 PM PDT 24 20780630 ps
T683 /workspace/coverage/cover_reg_top/15.hmac_intr_test.105233374 Jun 26 06:29:29 PM PDT 24 Jun 26 06:29:36 PM PDT 24 145959246 ps
T684 /workspace/coverage/cover_reg_top/7.hmac_tl_errors.974061071 Jun 26 06:29:27 PM PDT 24 Jun 26 06:29:36 PM PDT 24 242422143 ps
T685 /workspace/coverage/cover_reg_top/17.hmac_same_csr_outstanding.886581507 Jun 26 06:29:32 PM PDT 24 Jun 26 06:29:43 PM PDT 24 432835092 ps
T686 /workspace/coverage/cover_reg_top/0.hmac_same_csr_outstanding.2939218449 Jun 26 06:29:23 PM PDT 24 Jun 26 06:29:29 PM PDT 24 110899116 ps
T687 /workspace/coverage/cover_reg_top/15.hmac_csr_rw.896213280 Jun 26 06:29:34 PM PDT 24 Jun 26 06:29:44 PM PDT 24 29344035 ps
T69 /workspace/coverage/cover_reg_top/16.hmac_csr_mem_rw_with_rand_reset.3745847298 Jun 26 06:29:30 PM PDT 24 Jun 26 06:55:45 PM PDT 24 619406095998 ps
T688 /workspace/coverage/cover_reg_top/36.hmac_intr_test.871516507 Jun 26 06:29:36 PM PDT 24 Jun 26 06:29:44 PM PDT 24 16898242 ps
T90 /workspace/coverage/cover_reg_top/10.hmac_csr_rw.830285661 Jun 26 06:29:30 PM PDT 24 Jun 26 06:29:38 PM PDT 24 23998280 ps
T689 /workspace/coverage/cover_reg_top/18.hmac_tl_errors.1137908353 Jun 26 06:29:31 PM PDT 24 Jun 26 06:29:43 PM PDT 24 69594134 ps
T690 /workspace/coverage/cover_reg_top/38.hmac_intr_test.485703512 Jun 26 06:29:55 PM PDT 24 Jun 26 06:29:56 PM PDT 24 16345271 ps
T691 /workspace/coverage/cover_reg_top/10.hmac_tl_errors.3217724005 Jun 26 06:29:40 PM PDT 24 Jun 26 06:29:48 PM PDT 24 484703101 ps
T692 /workspace/coverage/cover_reg_top/49.hmac_intr_test.3813241285 Jun 26 06:29:46 PM PDT 24 Jun 26 06:29:50 PM PDT 24 26543649 ps
T693 /workspace/coverage/cover_reg_top/1.hmac_csr_rw.1967051902 Jun 26 06:29:32 PM PDT 24 Jun 26 06:29:41 PM PDT 24 61438786 ps
T694 /workspace/coverage/cover_reg_top/14.hmac_same_csr_outstanding.2881733368 Jun 26 06:29:49 PM PDT 24 Jun 26 06:29:52 PM PDT 24 59580593 ps
T695 /workspace/coverage/cover_reg_top/28.hmac_intr_test.1483410265 Jun 26 06:29:55 PM PDT 24 Jun 26 06:29:57 PM PDT 24 13275538 ps
T91 /workspace/coverage/cover_reg_top/13.hmac_csr_rw.2346900085 Jun 26 06:29:33 PM PDT 24 Jun 26 06:29:42 PM PDT 24 85285232 ps
T696 /workspace/coverage/cover_reg_top/6.hmac_same_csr_outstanding.2595763992 Jun 26 06:29:33 PM PDT 24 Jun 26 06:29:43 PM PDT 24 24251151 ps
T697 /workspace/coverage/cover_reg_top/8.hmac_same_csr_outstanding.1473335164 Jun 26 06:29:29 PM PDT 24 Jun 26 06:29:38 PM PDT 24 83052074 ps
T92 /workspace/coverage/cover_reg_top/0.hmac_csr_hw_reset.393940363 Jun 26 06:29:21 PM PDT 24 Jun 26 06:29:26 PM PDT 24 14300119 ps
T698 /workspace/coverage/cover_reg_top/15.hmac_tl_errors.3466923200 Jun 26 06:29:28 PM PDT 24 Jun 26 06:29:38 PM PDT 24 618112753 ps
T152 /workspace/coverage/cover_reg_top/1.hmac_tl_intg_err.2568316689 Jun 26 06:29:25 PM PDT 24 Jun 26 06:29:40 PM PDT 24 940776252 ps
T149 /workspace/coverage/cover_reg_top/5.hmac_tl_intg_err.1942956826 Jun 26 06:29:27 PM PDT 24 Jun 26 06:29:35 PM PDT 24 87992938 ps
T699 /workspace/coverage/cover_reg_top/6.hmac_intr_test.2496645045 Jun 26 06:29:27 PM PDT 24 Jun 26 06:29:33 PM PDT 24 15330093 ps
T700 /workspace/coverage/cover_reg_top/19.hmac_tl_errors.2894995410 Jun 26 06:29:43 PM PDT 24 Jun 26 06:29:50 PM PDT 24 54885535 ps
T701 /workspace/coverage/cover_reg_top/3.hmac_csr_aliasing.1594703553 Jun 26 06:29:26 PM PDT 24 Jun 26 06:29:35 PM PDT 24 228078621 ps
T702 /workspace/coverage/cover_reg_top/29.hmac_intr_test.2901472659 Jun 26 06:29:43 PM PDT 24 Jun 26 06:29:48 PM PDT 24 17822477 ps
T703 /workspace/coverage/cover_reg_top/40.hmac_intr_test.1758168589 Jun 26 06:29:46 PM PDT 24 Jun 26 06:29:50 PM PDT 24 14056189 ps
T93 /workspace/coverage/cover_reg_top/11.hmac_csr_rw.1821305251 Jun 26 06:29:42 PM PDT 24 Jun 26 06:29:48 PM PDT 24 94765923 ps
T704 /workspace/coverage/cover_reg_top/3.hmac_intr_test.2959397310 Jun 26 06:29:27 PM PDT 24 Jun 26 06:29:44 PM PDT 24 17148861 ps
T705 /workspace/coverage/cover_reg_top/12.hmac_intr_test.3088407198 Jun 26 06:29:30 PM PDT 24 Jun 26 06:29:38 PM PDT 24 34478030 ps
T95 /workspace/coverage/cover_reg_top/4.hmac_csr_aliasing.1516937596 Jun 26 06:29:29 PM PDT 24 Jun 26 06:29:45 PM PDT 24 1761622732 ps
T706 /workspace/coverage/cover_reg_top/10.hmac_intr_test.3710486645 Jun 26 06:29:32 PM PDT 24 Jun 26 06:29:41 PM PDT 24 19262607 ps
T707 /workspace/coverage/cover_reg_top/11.hmac_intr_test.3754206350 Jun 26 06:29:33 PM PDT 24 Jun 26 06:29:42 PM PDT 24 35696426 ps
T708 /workspace/coverage/cover_reg_top/18.hmac_same_csr_outstanding.712535753 Jun 26 06:29:30 PM PDT 24 Jun 26 06:29:39 PM PDT 24 59314221 ps
T709 /workspace/coverage/cover_reg_top/14.hmac_tl_errors.1027178797 Jun 26 06:29:39 PM PDT 24 Jun 26 06:29:47 PM PDT 24 420990954 ps
T67 /workspace/coverage/cover_reg_top/14.hmac_tl_intg_err.3358805712 Jun 26 06:29:47 PM PDT 24 Jun 26 06:29:54 PM PDT 24 741519459 ps
T710 /workspace/coverage/cover_reg_top/27.hmac_intr_test.1613286829 Jun 26 06:29:41 PM PDT 24 Jun 26 06:29:47 PM PDT 24 13581581 ps
T711 /workspace/coverage/cover_reg_top/11.hmac_tl_errors.452031077 Jun 26 06:29:32 PM PDT 24 Jun 26 06:29:48 PM PDT 24 1840765400 ps
T94 /workspace/coverage/cover_reg_top/2.hmac_csr_hw_reset.2780438291 Jun 26 06:29:25 PM PDT 24 Jun 26 06:29:31 PM PDT 24 43085387 ps
T712 /workspace/coverage/cover_reg_top/12.hmac_csr_mem_rw_with_rand_reset.1823337526 Jun 26 06:29:42 PM PDT 24 Jun 26 06:29:48 PM PDT 24 73491147 ps
T713 /workspace/coverage/cover_reg_top/4.hmac_intr_test.4166743428 Jun 26 06:29:27 PM PDT 24 Jun 26 06:29:33 PM PDT 24 62188624 ps
T714 /workspace/coverage/cover_reg_top/9.hmac_tl_errors.107619158 Jun 26 06:29:52 PM PDT 24 Jun 26 06:29:55 PM PDT 24 132743145 ps
T715 /workspace/coverage/cover_reg_top/4.hmac_csr_mem_rw_with_rand_reset.2909519395 Jun 26 06:29:28 PM PDT 24 Jun 26 06:29:35 PM PDT 24 119363190 ps
T716 /workspace/coverage/cover_reg_top/10.hmac_tl_intg_err.744851606 Jun 26 06:29:44 PM PDT 24 Jun 26 06:29:51 PM PDT 24 98635086 ps
T717 /workspace/coverage/cover_reg_top/9.hmac_same_csr_outstanding.2806919836 Jun 26 06:29:38 PM PDT 24 Jun 26 06:29:46 PM PDT 24 325378861 ps
T718 /workspace/coverage/cover_reg_top/17.hmac_csr_rw.1628036408 Jun 26 06:29:36 PM PDT 24 Jun 26 06:29:45 PM PDT 24 205811063 ps
T719 /workspace/coverage/cover_reg_top/2.hmac_csr_rw.2619931919 Jun 26 06:29:30 PM PDT 24 Jun 26 06:29:39 PM PDT 24 46898089 ps
T720 /workspace/coverage/cover_reg_top/17.hmac_csr_mem_rw_with_rand_reset.1953880055 Jun 26 06:29:33 PM PDT 24 Jun 26 06:29:43 PM PDT 24 47418458 ps
T721 /workspace/coverage/cover_reg_top/9.hmac_intr_test.3832784080 Jun 26 06:29:29 PM PDT 24 Jun 26 06:29:37 PM PDT 24 143591473 ps
T722 /workspace/coverage/cover_reg_top/46.hmac_intr_test.2025044600 Jun 26 06:30:11 PM PDT 24 Jun 26 06:30:13 PM PDT 24 16723160 ps
T723 /workspace/coverage/cover_reg_top/2.hmac_same_csr_outstanding.1372572330 Jun 26 06:29:26 PM PDT 24 Jun 26 06:29:32 PM PDT 24 84853200 ps
T724 /workspace/coverage/cover_reg_top/13.hmac_tl_errors.2458116669 Jun 26 06:29:26 PM PDT 24 Jun 26 06:29:35 PM PDT 24 280265431 ps
T725 /workspace/coverage/cover_reg_top/1.hmac_csr_mem_rw_with_rand_reset.140236485 Jun 26 06:29:30 PM PDT 24 Jun 26 06:44:41 PM PDT 24 189043437085 ps
T147 /workspace/coverage/cover_reg_top/19.hmac_tl_intg_err.1947997690 Jun 26 06:29:33 PM PDT 24 Jun 26 06:29:46 PM PDT 24 557542859 ps
T726 /workspace/coverage/cover_reg_top/3.hmac_csr_bit_bash.4106973331 Jun 26 06:29:32 PM PDT 24 Jun 26 06:29:57 PM PDT 24 1642854926 ps
T727 /workspace/coverage/cover_reg_top/33.hmac_intr_test.412283327 Jun 26 06:30:02 PM PDT 24 Jun 26 06:30:04 PM PDT 24 25591008 ps
T728 /workspace/coverage/cover_reg_top/32.hmac_intr_test.127133397 Jun 26 06:29:43 PM PDT 24 Jun 26 06:29:48 PM PDT 24 48975621 ps
T729 /workspace/coverage/cover_reg_top/5.hmac_tl_errors.2034280141 Jun 26 06:29:27 PM PDT 24 Jun 26 06:29:35 PM PDT 24 426181654 ps
T730 /workspace/coverage/cover_reg_top/7.hmac_intr_test.1726845979 Jun 26 06:29:29 PM PDT 24 Jun 26 06:29:35 PM PDT 24 36700521 ps
T731 /workspace/coverage/cover_reg_top/0.hmac_tl_errors.2606160193 Jun 26 06:29:23 PM PDT 24 Jun 26 06:29:32 PM PDT 24 226300465 ps
T732 /workspace/coverage/cover_reg_top/19.hmac_intr_test.3171475103 Jun 26 06:29:36 PM PDT 24 Jun 26 06:29:44 PM PDT 24 113797264 ps
T733 /workspace/coverage/cover_reg_top/8.hmac_intr_test.473158301 Jun 26 06:29:39 PM PDT 24 Jun 26 06:29:45 PM PDT 24 66612724 ps
T144 /workspace/coverage/cover_reg_top/15.hmac_tl_intg_err.2857999631 Jun 26 06:29:51 PM PDT 24 Jun 26 06:29:55 PM PDT 24 165839635 ps
T734 /workspace/coverage/cover_reg_top/13.hmac_tl_intg_err.1727454297 Jun 26 06:29:31 PM PDT 24 Jun 26 06:29:44 PM PDT 24 496110439 ps
T735 /workspace/coverage/cover_reg_top/1.hmac_tl_errors.3317588524 Jun 26 06:29:28 PM PDT 24 Jun 26 06:29:47 PM PDT 24 545965723 ps
T96 /workspace/coverage/cover_reg_top/19.hmac_csr_rw.3593048476 Jun 26 06:29:36 PM PDT 24 Jun 26 06:29:45 PM PDT 24 27670984 ps
T736 /workspace/coverage/cover_reg_top/31.hmac_intr_test.2904581501 Jun 26 06:29:46 PM PDT 24 Jun 26 06:29:50 PM PDT 24 96792106 ps
T737 /workspace/coverage/cover_reg_top/24.hmac_intr_test.3576721140 Jun 26 06:30:13 PM PDT 24 Jun 26 06:30:15 PM PDT 24 14013994 ps
T738 /workspace/coverage/cover_reg_top/5.hmac_same_csr_outstanding.4285978433 Jun 26 06:29:24 PM PDT 24 Jun 26 06:29:31 PM PDT 24 403194962 ps
T739 /workspace/coverage/cover_reg_top/3.hmac_csr_rw.788577829 Jun 26 06:29:29 PM PDT 24 Jun 26 06:29:35 PM PDT 24 59407698 ps
T740 /workspace/coverage/cover_reg_top/15.hmac_csr_mem_rw_with_rand_reset.2057929179 Jun 26 06:29:43 PM PDT 24 Jun 26 06:35:42 PM PDT 24 117914542263 ps
T741 /workspace/coverage/cover_reg_top/19.hmac_same_csr_outstanding.443802314 Jun 26 06:29:44 PM PDT 24 Jun 26 06:29:49 PM PDT 24 39892326 ps
T742 /workspace/coverage/cover_reg_top/21.hmac_intr_test.3260196776 Jun 26 06:29:45 PM PDT 24 Jun 26 06:29:49 PM PDT 24 33234638 ps
T743 /workspace/coverage/cover_reg_top/25.hmac_intr_test.1812626824 Jun 26 06:29:53 PM PDT 24 Jun 26 06:29:55 PM PDT 24 13435369 ps
T744 /workspace/coverage/cover_reg_top/2.hmac_csr_aliasing.1758842817 Jun 26 06:29:32 PM PDT 24 Jun 26 06:29:43 PM PDT 24 690060287 ps
T745 /workspace/coverage/cover_reg_top/18.hmac_tl_intg_err.1407756517 Jun 26 06:29:47 PM PDT 24 Jun 26 06:29:54 PM PDT 24 488687677 ps
T746 /workspace/coverage/cover_reg_top/2.hmac_intr_test.1973523894 Jun 26 06:29:28 PM PDT 24 Jun 26 06:29:35 PM PDT 24 14822082 ps
T747 /workspace/coverage/cover_reg_top/6.hmac_csr_mem_rw_with_rand_reset.1629483748 Jun 26 06:29:29 PM PDT 24 Jun 26 06:29:39 PM PDT 24 88703668 ps
T748 /workspace/coverage/cover_reg_top/2.hmac_csr_mem_rw_with_rand_reset.224922844 Jun 26 06:29:32 PM PDT 24 Jun 26 06:29:42 PM PDT 24 46629037 ps
T749 /workspace/coverage/cover_reg_top/13.hmac_csr_mem_rw_with_rand_reset.222686244 Jun 26 06:29:35 PM PDT 24 Jun 26 06:29:45 PM PDT 24 74543637 ps
T750 /workspace/coverage/cover_reg_top/17.hmac_intr_test.1131676627 Jun 26 06:29:31 PM PDT 24 Jun 26 06:29:40 PM PDT 24 92221475 ps
T751 /workspace/coverage/cover_reg_top/17.hmac_tl_errors.2492146034 Jun 26 06:29:34 PM PDT 24 Jun 26 06:29:44 PM PDT 24 52671169 ps
T752 /workspace/coverage/cover_reg_top/15.hmac_same_csr_outstanding.181630318 Jun 26 06:29:42 PM PDT 24 Jun 26 06:29:48 PM PDT 24 36530732 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%