Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : prim_secded_inv_39_32_dec
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_39_32_dec.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_reg.u_chk.u_tlul_data_integ_dec.u_data_chk 100.00 100.00



Module Instance : tb.dut.u_reg.u_chk.u_tlul_data_integ_dec.u_data_chk

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 u_tlul_data_integ_dec


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Since this is the module's only instance, the coverage report is the same as for the module.
Toggle Coverage for Module : prim_secded_inv_39_32_dec
TotalCoveredPercent
Totals 4 4 100.00
Total Bits 160 160 100.00
Total Bits 0->1 80 80 100.00
Total Bits 1->0 80 80 100.00

Ports 4 4 100.00
Port Bits 160 160 100.00
Port Bits 0->1 80 80 100.00
Port Bits 1->0 80 80 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
data_i[38:0] Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
data_o[31:0] Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT
syndrome_o[6:0] Yes Yes T2,T10,T17 Yes T2,T10,T17 OUTPUT
err_o[1:0] Yes Yes T2,T10,T17 Yes T2,T10,T17 OUTPUT

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%