Unified Coverage Report :: Cond split page

Go back

 LINE       2011
 SUB-EXPRESSION (addr_hit[40] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T6,T7

 LINE       2011
 SUB-EXPRESSION (addr_hit[41] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2011
 SUB-EXPRESSION (addr_hit[42] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2011
 SUB-EXPRESSION (addr_hit[43] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2011
 SUB-EXPRESSION (addr_hit[44] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2011
 SUB-EXPRESSION (addr_hit[45] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2011
 SUB-EXPRESSION (addr_hit[46] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2011
 SUB-EXPRESSION (addr_hit[47] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2011
 SUB-EXPRESSION (addr_hit[48] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2011
 SUB-EXPRESSION (addr_hit[49] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2011
 SUB-EXPRESSION (addr_hit[50] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2011
 SUB-EXPRESSION (addr_hit[51] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2011
 SUB-EXPRESSION (addr_hit[52] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2011
 SUB-EXPRESSION (addr_hit[53] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2011
 SUB-EXPRESSION (addr_hit[54] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2011
 SUB-EXPRESSION (addr_hit[55] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2011
 SUB-EXPRESSION (addr_hit[56] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2011
 SUB-EXPRESSION (addr_hit[57] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2011
 SUB-EXPRESSION (addr_hit[58] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T4,T5,T6
1	1	Covered	T4,T5,T6

 LINE       2074
 EXPRESSION (addr_hit[0] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T18,T19,T72
1	1	1	Covered	T4,T5,T6

 LINE       2079
 EXPRESSION (addr_hit[1] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2086
 EXPRESSION (addr_hit[2] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T6,T7
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T28,T19,T73

 LINE       2093
 EXPRESSION (addr_hit[3] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T1,T4,T21
1	1	0	Covered	T18,T19,T72
1	1	1	Covered	T1,T21,T64

 LINE       2096
 EXPRESSION (addr_hit[4] & reg_re & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2097
 EXPRESSION (addr_hit[4] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T72
1	1	1	Covered	T4,T5,T6

 LINE       2112
 EXPRESSION (addr_hit[5] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2121
 EXPRESSION (addr_hit[6] & reg_re & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2122
 EXPRESSION (addr_hit[8] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T5,T7,T29

 LINE       2125
 EXPRESSION (addr_hit[9] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2128
 EXPRESSION (addr_hit[10] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2131
 EXPRESSION (addr_hit[11] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2134
 EXPRESSION (addr_hit[12] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T72
1	1	1	Covered	T4,T5,T6

 LINE       2137
 EXPRESSION (addr_hit[13] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2140
 EXPRESSION (addr_hit[14] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2143
 EXPRESSION (addr_hit[15] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2146
 EXPRESSION (addr_hit[16] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2149
 EXPRESSION (addr_hit[17] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2152
 EXPRESSION (addr_hit[18] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2155
 EXPRESSION (addr_hit[19] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2158
 EXPRESSION (addr_hit[20] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T72
1	1	1	Covered	T4,T5,T6

 LINE       2161
 EXPRESSION (addr_hit[21] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2164
 EXPRESSION (addr_hit[22] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2167
 EXPRESSION (addr_hit[23] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2170
 EXPRESSION (addr_hit[24] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2173
 EXPRESSION (addr_hit[25] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2176
 EXPRESSION (addr_hit[26] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2179
 EXPRESSION (addr_hit[27] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2182
 EXPRESSION (addr_hit[28] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2185
 EXPRESSION (addr_hit[29] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2188
 EXPRESSION (addr_hit[30] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2191
 EXPRESSION (addr_hit[31] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2194
 EXPRESSION (addr_hit[32] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2197
 EXPRESSION (addr_hit[33] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2200
 EXPRESSION (addr_hit[34] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2203
 EXPRESSION (addr_hit[35] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T72
1	1	1	Covered	T4,T5,T6

 LINE       2206
 EXPRESSION (addr_hit[36] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2209
 EXPRESSION (addr_hit[37] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2212
 EXPRESSION (addr_hit[38] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2215
 EXPRESSION (addr_hit[39] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T4,T5,T6

 LINE       2218
 EXPRESSION (addr_hit[40] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T72
1	1	1	Covered	T4,T5,T6

 LINE       2221
 EXPRESSION (addr_hit[41] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2222
 EXPRESSION (addr_hit[41] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T9,T11,T13

 LINE       2225
 EXPRESSION (addr_hit[42] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2226
 EXPRESSION (addr_hit[42] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T9,T11,T13

 LINE       2229
 EXPRESSION (addr_hit[43] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2230
 EXPRESSION (addr_hit[43] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T9,T11,T13

 LINE       2233
 EXPRESSION (addr_hit[44] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2234
 EXPRESSION (addr_hit[44] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T9,T11,T13

 LINE       2237
 EXPRESSION (addr_hit[45] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2238
 EXPRESSION (addr_hit[45] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T9,T11,T13

 LINE       2241
 EXPRESSION (addr_hit[46] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2242
 EXPRESSION (addr_hit[46] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T9,T11,T13

 LINE       2245
 EXPRESSION (addr_hit[47] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2246
 EXPRESSION (addr_hit[47] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T9,T11,T13

 LINE       2249
 EXPRESSION (addr_hit[48] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2250
 EXPRESSION (addr_hit[48] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T9,T11,T13

 LINE       2253
 EXPRESSION (addr_hit[49] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2254
 EXPRESSION (addr_hit[49] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T9,T11,T13

 LINE       2257
 EXPRESSION (addr_hit[50] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2258
 EXPRESSION (addr_hit[50] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T9,T11,T13

 LINE       2261
 EXPRESSION (addr_hit[51] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2262
 EXPRESSION (addr_hit[51] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T9,T11,T13

 LINE       2265
 EXPRESSION (addr_hit[52] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2266
 EXPRESSION (addr_hit[52] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T9,T11,T13

 LINE       2269
 EXPRESSION (addr_hit[53] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2270
 EXPRESSION (addr_hit[53] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T9,T11,T13

 LINE       2273
 EXPRESSION (addr_hit[54] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2274
 EXPRESSION (addr_hit[54] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T20
1	1	1	Covered	T9,T11,T13

 LINE       2277
 EXPRESSION (addr_hit[55] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2278
 EXPRESSION (addr_hit[55] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T72
1	1	1	Covered	T9,T11,T13

 LINE       2281
 EXPRESSION (addr_hit[56] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

 LINE       2282
 EXPRESSION (addr_hit[56] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T18,T19,T72
1	1	1	Covered	T9,T11,T13