Unified Coverage Report :: Module :: i2c_reg_top

Module : i2c_reg_top

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
99.91	100.00	99.66			100.00	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_i2c_0.1/rtl/i2c_reg_top.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_reg	99.91	100.00	99.66			100.00	100.00

---

Module Instance : tb.dut.u_reg

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
99.91	100.00	99.66			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
98.96	98.62	98.62	100.00		97.56	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00	100.00			100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
u_acqdata_abyte	100.00	100.00
u_acqdata_signal	100.00	100.00
u_alert_test	100.00	100.00
u_chk	100.00	100.00		100.00			100.00
u_ctrl_enablehost	100.00	100.00	100.00			100.00
u_ctrl_enabletarget	100.00	100.00	100.00			100.00
u_ctrl_llpbk	100.00	100.00	100.00			100.00
u_fdata0_qe	100.00	100.00				100.00
u_fdata_fbyte	100.00	100.00	100.00			100.00
u_fdata_nakok	100.00	100.00	100.00			100.00
u_fdata_rcont	100.00	100.00	100.00			100.00
u_fdata_readb	100.00	100.00	100.00			100.00
u_fdata_start	100.00	100.00	100.00			100.00
u_fdata_stop	100.00	100.00	100.00			100.00
u_fifo_ctrl0_qe	100.00	100.00				100.00
u_fifo_ctrl_acqrst	100.00	100.00	100.00			100.00
u_fifo_ctrl_fmtrst	100.00	100.00	100.00			100.00
u_fifo_ctrl_rxrst	100.00	100.00	100.00			100.00
u_fifo_ctrl_txrst	100.00	100.00	100.00			100.00
u_host_fifo_config0_qe	100.00	100.00				100.00
u_host_fifo_config_fmt_thresh	100.00	100.00	100.00			100.00
u_host_fifo_config_rx_thresh	100.00	100.00	100.00			100.00
u_host_fifo_status_fmtlvl	100.00	100.00
u_host_fifo_status_rxlvl	100.00	100.00
u_host_timeout_ctrl	100.00	100.00	100.00			100.00
u_intr_enable_acq_full	100.00	100.00	100.00			100.00
u_intr_enable_acq_threshold	100.00	100.00	100.00			100.00
u_intr_enable_cmd_complete	100.00	100.00	100.00			100.00
u_intr_enable_fmt_threshold	100.00	100.00	100.00			100.00
u_intr_enable_host_timeout	100.00	100.00	100.00			100.00
u_intr_enable_nak	100.00	100.00	100.00			100.00
u_intr_enable_rx_overflow	100.00	100.00	100.00			100.00
u_intr_enable_rx_threshold	100.00	100.00	100.00			100.00
u_intr_enable_scl_interference	100.00	100.00	100.00			100.00
u_intr_enable_sda_interference	100.00	100.00	100.00			100.00
u_intr_enable_sda_unstable	100.00	100.00	100.00			100.00
u_intr_enable_stretch_timeout	100.00	100.00	100.00			100.00
u_intr_enable_tx_stretch	100.00	100.00	100.00			100.00
u_intr_enable_tx_threshold	100.00	100.00	100.00			100.00
u_intr_enable_unexp_stop	100.00	100.00	100.00			100.00
u_intr_state_acq_full	62.59	77.78	50.00			60.00
u_intr_state_acq_threshold	62.59	77.78	50.00			60.00
u_intr_state_cmd_complete	100.00	100.00	100.00			100.00
u_intr_state_fmt_threshold	62.59	77.78	50.00			60.00
u_intr_state_host_timeout	100.00	100.00	100.00			100.00
u_intr_state_nak	100.00	100.00	100.00			100.00
u_intr_state_rx_overflow	100.00	100.00	100.00			100.00
u_intr_state_rx_threshold	62.59	77.78	50.00			60.00
u_intr_state_scl_interference	100.00	100.00	100.00			100.00
u_intr_state_sda_interference	100.00	100.00	100.00			100.00
u_intr_state_sda_unstable	100.00	100.00	100.00			100.00
u_intr_state_stretch_timeout	100.00	100.00	100.00			100.00
u_intr_state_tx_stretch	62.59	77.78	50.00			60.00
u_intr_state_tx_threshold	62.59	77.78	50.00			60.00
u_intr_state_unexp_stop	100.00	100.00	100.00			100.00
u_intr_test_acq_full	100.00	100.00
u_intr_test_acq_threshold	100.00	100.00
u_intr_test_cmd_complete	100.00	100.00
u_intr_test_fmt_threshold	100.00	100.00
u_intr_test_host_timeout	100.00	100.00
u_intr_test_nak	100.00	100.00
u_intr_test_rx_overflow	100.00	100.00
u_intr_test_rx_threshold	100.00	100.00
u_intr_test_scl_interference	100.00	100.00
u_intr_test_sda_interference	100.00	100.00
u_intr_test_sda_unstable	100.00	100.00
u_intr_test_stretch_timeout	100.00	100.00
u_intr_test_tx_stretch	100.00	100.00
u_intr_test_tx_threshold	100.00	100.00
u_intr_test_unexp_stop	100.00	100.00
u_ovrd_sclval	100.00	100.00	100.00			100.00
u_ovrd_sdaval	100.00	100.00	100.00			100.00
u_ovrd_txovrden	100.00	100.00	100.00			100.00
u_prim_reg_we_check	100.00	100.00		100.00
u_rdata	100.00	100.00
u_reg_if	98.67	97.14	97.53			100.00	100.00
u_rsp_intg_gen	100.00	100.00					100.00
u_status_acqempty	100.00	100.00
u_status_acqfull	100.00	100.00
u_status_fmtempty	100.00	100.00
u_status_fmtfull	100.00	100.00
u_status_hostidle	100.00	100.00
u_status_rxempty	100.00	100.00
u_status_rxfull	100.00	100.00
u_status_targetidle	100.00	100.00
u_status_txempty	100.00	100.00
u_status_txfull	100.00	100.00
u_target_fifo_config0_qe	100.00	100.00				100.00
u_target_fifo_config_acq_thresh	100.00	100.00	100.00			100.00
u_target_fifo_config_tx_thresh	100.00	100.00	100.00			100.00
u_target_fifo_status_acqlvl	100.00	100.00
u_target_fifo_status_txlvl	100.00	100.00
u_target_id_address0	100.00	100.00	100.00			100.00
u_target_id_address1	100.00	100.00	100.00			100.00
u_target_id_mask0	100.00	100.00	100.00			100.00
u_target_id_mask1	100.00	100.00	100.00			100.00
u_target_nack_count	81.90	100.00	60.00			85.71
u_target_timeout_ctrl_en	100.00	100.00	100.00			100.00
u_target_timeout_ctrl_val	100.00	100.00	100.00			100.00
u_timeout_ctrl_en	100.00	100.00	100.00			100.00
u_timeout_ctrl_val	100.00	100.00	100.00			100.00
u_timing0_thigh	100.00	100.00	100.00			100.00
u_timing0_tlow	100.00	100.00	100.00			100.00
u_timing1_t_f	100.00	100.00	100.00			100.00
u_timing1_t_r	100.00	100.00	100.00			100.00
u_timing2_thd_sta	100.00	100.00	100.00			100.00
u_timing2_tsu_sta	100.00	100.00	100.00			100.00
u_timing3_thd_dat	100.00	100.00	100.00			100.00
u_timing3_tsu_dat	100.00	100.00	100.00			100.00
u_timing4_t_buf	100.00	100.00	100.00			100.00
u_timing4_tsu_sto	100.00	100.00	100.00			100.00
u_txdata	100.00	100.00	100.00			100.00
u_txdata0_qe	100.00	100.00				100.00
u_val_scl_rx	66.67	66.67
u_val_sda_rx	66.67	66.67

---

Since this is the module's only instance, the coverage report is the same as for the module.

Line Coverage for Module : i2c_reg_top

	Line No.	Total	Covered	Percent
TOTAL		317	317	100.00
ALWAYS	68	4	4	100.00
CONT_ASSIGN	77	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	90	1	1	100.00
CONT_ASSIGN	118	1	1	100.00
CONT_ASSIGN	119	1	1	100.00
CONT_ASSIGN	1130	1	1	100.00
CONT_ASSIGN	1145	1	1	100.00
CONT_ASSIGN	1161	1	1	100.00
CONT_ASSIGN	1177	1	1	100.00
CONT_ASSIGN	1193	1	1	100.00
CONT_ASSIGN	1209	1	1	100.00
CONT_ASSIGN	1225	1	1	100.00
CONT_ASSIGN	1241	1	1	100.00
CONT_ASSIGN	1257	1	1	100.00
CONT_ASSIGN	1273	1	1	100.00
CONT_ASSIGN	1289	1	1	100.00
CONT_ASSIGN	1305	1	1	100.00
CONT_ASSIGN	1321	1	1	100.00
CONT_ASSIGN	1337	1	1	100.00
CONT_ASSIGN	1353	1	1	100.00
CONT_ASSIGN	1369	1	1	100.00
CONT_ASSIGN	1375	1	1	100.00
CONT_ASSIGN	1389	1	1	100.00
CONT_ASSIGN	1681	1	1	100.00
CONT_ASSIGN	1709	1	1	100.00
CONT_ASSIGN	1737	1	1	100.00
CONT_ASSIGN	1765	1	1	100.00
CONT_ASSIGN	1793	1	1	100.00
CONT_ASSIGN	1821	1	1	100.00
CONT_ASSIGN	1862	1	1	100.00
CONT_ASSIGN	1890	1	1	100.00
CONT_ASSIGN	1918	1	1	100.00
CONT_ASSIGN	1946	1	1	100.00
CONT_ASSIGN	1987	1	1	100.00
CONT_ASSIGN	2015	1	1	100.00
CONT_ASSIGN	2056	1	1	100.00
CONT_ASSIGN	2084	1	1	100.00
CONT_ASSIGN	2781	1	1	100.00
ALWAYS	2899	28	28	100.00
CONT_ASSIGN	2929	1	1	100.00
ALWAYS	2933	1	1	100.00
CONT_ASSIGN	2964	1	1	100.00
CONT_ASSIGN	2966	1	1	100.00
CONT_ASSIGN	2968	1	1	100.00
CONT_ASSIGN	2970	1	1	100.00
CONT_ASSIGN	2972	1	1	100.00
CONT_ASSIGN	2974	1	1	100.00
CONT_ASSIGN	2976	1	1	100.00
CONT_ASSIGN	2978	1	1	100.00
CONT_ASSIGN	2980	1	1	100.00
CONT_ASSIGN	2982	1	1	100.00
CONT_ASSIGN	2983	1	1	100.00
CONT_ASSIGN	2985	1	1	100.00
CONT_ASSIGN	2987	1	1	100.00
CONT_ASSIGN	2989	1	1	100.00
CONT_ASSIGN	2991	1	1	100.00
CONT_ASSIGN	2993	1	1	100.00
CONT_ASSIGN	2995	1	1	100.00
CONT_ASSIGN	2997	1	1	100.00
CONT_ASSIGN	2999	1	1	100.00
CONT_ASSIGN	3001	1	1	100.00
CONT_ASSIGN	3003	1	1	100.00
CONT_ASSIGN	3005	1	1	100.00
CONT_ASSIGN	3007	1	1	100.00
CONT_ASSIGN	3009	1	1	100.00
CONT_ASSIGN	3011	1	1	100.00
CONT_ASSIGN	3013	1	1	100.00
CONT_ASSIGN	3014	1	1	100.00
CONT_ASSIGN	3016	1	1	100.00
CONT_ASSIGN	3018	1	1	100.00
CONT_ASSIGN	3020	1	1	100.00
CONT_ASSIGN	3022	1	1	100.00
CONT_ASSIGN	3024	1	1	100.00
CONT_ASSIGN	3026	1	1	100.00
CONT_ASSIGN	3028	1	1	100.00
CONT_ASSIGN	3030	1	1	100.00
CONT_ASSIGN	3032	1	1	100.00
CONT_ASSIGN	3034	1	1	100.00
CONT_ASSIGN	3036	1	1	100.00
CONT_ASSIGN	3038	1	1	100.00
CONT_ASSIGN	3040	1	1	100.00
CONT_ASSIGN	3042	1	1	100.00
CONT_ASSIGN	3044	1	1	100.00
CONT_ASSIGN	3045	1	1	100.00
CONT_ASSIGN	3047	1	1	100.00
CONT_ASSIGN	3048	1	1	100.00
CONT_ASSIGN	3050	1	1	100.00
CONT_ASSIGN	3052	1	1	100.00
CONT_ASSIGN	3054	1	1	100.00
CONT_ASSIGN	3055	1	1	100.00
CONT_ASSIGN	3056	1	1	100.00
CONT_ASSIGN	3057	1	1	100.00
CONT_ASSIGN	3059	1	1	100.00
CONT_ASSIGN	3061	1	1	100.00
CONT_ASSIGN	3063	1	1	100.00
CONT_ASSIGN	3065	1	1	100.00
CONT_ASSIGN	3067	1	1	100.00
CONT_ASSIGN	3069	1	1	100.00
CONT_ASSIGN	3070	1	1	100.00
CONT_ASSIGN	3072	1	1	100.00
CONT_ASSIGN	3074	1	1	100.00
CONT_ASSIGN	3076	1	1	100.00
CONT_ASSIGN	3078	1	1	100.00
CONT_ASSIGN	3079	1	1	100.00
CONT_ASSIGN	3081	1	1	100.00
CONT_ASSIGN	3083	1	1	100.00
CONT_ASSIGN	3084	1	1	100.00
CONT_ASSIGN	3086	1	1	100.00
CONT_ASSIGN	3088	1	1	100.00
CONT_ASSIGN	3089	1	1	100.00
CONT_ASSIGN	3090	1	1	100.00
CONT_ASSIGN	3091	1	1	100.00
CONT_ASSIGN	3093	1	1	100.00
CONT_ASSIGN	3095	1	1	100.00
CONT_ASSIGN	3097	1	1	100.00
CONT_ASSIGN	3098	1	1	100.00
CONT_ASSIGN	3099	1	1	100.00
CONT_ASSIGN	3101	1	1	100.00
CONT_ASSIGN	3103	1	1	100.00
CONT_ASSIGN	3104	1	1	100.00
CONT_ASSIGN	3106	1	1	100.00
CONT_ASSIGN	3108	1	1	100.00
CONT_ASSIGN	3109	1	1	100.00
CONT_ASSIGN	3111	1	1	100.00
CONT_ASSIGN	3113	1	1	100.00
CONT_ASSIGN	3114	1	1	100.00
CONT_ASSIGN	3116	1	1	100.00
CONT_ASSIGN	3118	1	1	100.00
CONT_ASSIGN	3119	1	1	100.00
CONT_ASSIGN	3121	1	1	100.00
CONT_ASSIGN	3123	1	1	100.00
CONT_ASSIGN	3124	1	1	100.00
CONT_ASSIGN	3126	1	1	100.00
CONT_ASSIGN	3128	1	1	100.00
CONT_ASSIGN	3129	1	1	100.00
CONT_ASSIGN	3131	1	1	100.00
CONT_ASSIGN	3133	1	1	100.00
CONT_ASSIGN	3135	1	1	100.00
CONT_ASSIGN	3137	1	1	100.00
CONT_ASSIGN	3138	1	1	100.00
CONT_ASSIGN	3139	1	1	100.00
CONT_ASSIGN	3141	1	1	100.00
CONT_ASSIGN	3142	1	1	100.00
CONT_ASSIGN	3144	1	1	100.00
CONT_ASSIGN	3145	1	1	100.00
CONT_ASSIGN	3147	1	1	100.00
CONT_ASSIGN	3149	1	1	100.00
CONT_ASSIGN	3150	1	1	100.00
ALWAYS	3156	28	28	100.00
ALWAYS	3188	108	108	100.00
CONT_ASSIGN	3388	0	0
CONT_ASSIGN	3396	1	1	100.00
CONT_ASSIGN	3397	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_i2c_0.1/rtl/i2c_reg_top.sv' or '../src/lowrisc_ip_i2c_0.1/rtl/i2c_reg_top.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
68	1	1
69	1	1
70	1	1
71	1	1
			MISSING_ELSE
77	1	1
89	1	1
90	1	1
118	1	1
119	1	1
1130	1	1
1145	1	1
1161	1	1
1177	1	1
1193	1	1
1209	1	1
1225	1	1
1241	1	1
1257	1	1
1273	1	1
1289	1	1
1305	1	1
1321	1	1
1337	1	1
1353	1	1
1369	1	1
1375	1	1
1389	1	1
1681	1	1
1709	1	1
1737	1	1
1765	1	1
1793	1	1
1821	1	1
1862	1	1
1890	1	1
1918	1	1
1946	1	1
1987	1	1
2015	1	1
2056	1	1
2084	1	1
2781	1	1
2899	1	1
2900	1	1
2901	1	1
2902	1	1
2903	1	1
2904	1	1
2905	1	1
2906	1	1
2907	1	1
2908	1	1
2909	1	1
2910	1	1
2911	1	1
2912	1	1
2913	1	1
2914	1	1
2915	1	1
2916	1	1
2917	1	1
2918	1	1
2919	1	1
2920	1	1
2921	1	1
2922	1	1
2923	1	1
2924	1	1
2925	1	1
2926	1	1
2929	1	1
2933	1	1
2964	1	1
2966	1	1
2968	1	1
2970	1	1
2972	1	1
2974	1	1
2976	1	1
2978	1	1
2980	1	1
2982	1	1
2983	1	1
2985	1	1
2987	1	1
2989	1	1
2991	1	1
2993	1	1
2995	1	1
2997	1	1
2999	1	1
3001	1	1
3003	1	1
3005	1	1
3007	1	1
3009	1	1
3011	1	1
3013	1	1
3014	1	1
3016	1	1
3018	1	1
3020	1	1
3022	1	1
3024	1	1
3026	1	1
3028	1	1
3030	1	1
3032	1	1
3034	1	1
3036	1	1
3038	1	1
3040	1	1
3042	1	1
3044	1	1
3045	1	1
3047	1	1
3048	1	1
3050	1	1
3052	1	1
3054	1	1
3055	1	1
3056	1	1
3057	1	1
3059	1	1
3061	1	1
3063	1	1
3065	1	1
3067	1	1
3069	1	1
3070	1	1
3072	1	1
3074	1	1
3076	1	1
3078	1	1
3079	1	1
3081	1	1
3083	1	1
3084	1	1
3086	1	1
3088	1	1
3089	1	1
3090	1	1
3091	1	1
3093	1	1
3095	1	1
3097	1	1
3098	1	1
3099	1	1
3101	1	1
3103	1	1
3104	1	1
3106	1	1
3108	1	1
3109	1	1
3111	1	1
3113	1	1
3114	1	1
3116	1	1
3118	1	1
3119	1	1
3121	1	1
3123	1	1
3124	1	1
3126	1	1
3128	1	1
3129	1	1
3131	1	1
3133	1	1
3135	1	1
3137	1	1
3138	1	1
3139	1	1
3141	1	1
3142	1	1
3144	1	1
3145	1	1
3147	1	1
3149	1	1
3150	1	1
3156	1	1
3157	1	1
3158	1	1
3159	1	1
3160	1	1
3161	1	1
3162	1	1
3163	1	1
3164	1	1
3165	1	1
3166	1	1
3167	1	1
3168	1	1
3169	1	1
3170	1	1
3171	1	1
3172	1	1
3173	1	1
3174	1	1
3175	1	1
3176	1	1
3177	1	1
3178	1	1
3179	1	1
3180	1	1
3181	1	1
3182	1	1
3183	1	1
3188	1	1
3189	1	1
3191	1	1
3192	1	1
3193	1	1
3194	1	1
3195	1	1
3196	1	1
3197	1	1
3198	1	1
3199	1	1
3200	1	1
3201	1	1
3202	1	1
3203	1	1
3204	1	1
3205	1	1
3209	1	1
3210	1	1
3211	1	1
3212	1	1
3213	1	1
3214	1	1
3215	1	1
3216	1	1
3217	1	1
3218	1	1
3219	1	1
3220	1	1
3221	1	1
3222	1	1
3223	1	1
3227	1	1
3228	1	1
3229	1	1
3230	1	1
3231	1	1
3232	1	1
3233	1	1
3234	1	1
3235	1	1
3236	1	1
3237	1	1
3238	1	1
3239	1	1
3240	1	1
3241	1	1
3245	1	1
3249	1	1
3250	1	1
3251	1	1
3255	1	1
3256	1	1
3257	1	1
3258	1	1
3259	1	1
3260	1	1
3261	1	1
3262	1	1
3263	1	1
3264	1	1
3268	1	1
3272	1	1
3273	1	1
3274	1	1
3275	1	1
3276	1	1
3277	1	1
3281	1	1
3282	1	1
3283	1	1
3284	1	1
3288	1	1
3289	1	1
3293	1	1
3294	1	1
3298	1	1
3299	1	1
3303	1	1
3304	1	1
3308	1	1
3309	1	1
3310	1	1
3314	1	1
3315	1	1
3319	1	1
3320	1	1
3324	1	1
3325	1	1
3329	1	1
3330	1	1
3334	1	1
3335	1	1
3339	1	1
3340	1	1
3344	1	1
3345	1	1
3349	1	1
3350	1	1
3351	1	1
3352	1	1
3356	1	1
3357	1	1
3361	1	1
3365	1	1
3369	1	1
3370	1	1
3374	1	1
3388		unreachable
3396	1	1
3397	1	1

---

Cond Coverage for Module : i2c_reg_top

	Total	Covered	Percent
Conditions	293	292	99.66
Logical	293	292	99.66
Non-Logical	0	0
Event	0	0

 LINE       58
 EXPRESSION (reg_we && ((!addrmiss)))
             ---1--    ------2------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T71,T74,T75
1	1	Covered	T7,T1,T8

 LINE       70
 EXPRESSION (intg_err || reg_we_err)
             ----1---    -----2----

-1-	-2-	Status	Tests
0	0	Covered	T7,T1,T8
0	1	Covered	T77,T78,T79
1	0	Covered	T67,T76,T80

 LINE       77
 EXPRESSION (err_q | intg_err | reg_we_err)
             --1--   ----2---   -----3----

-1-	-2-	-3-	Status	Tests
0	0	0	Covered	T7,T1,T8
0	0	1	Covered	T77,T78,T79
0	1	0	Covered	T67,T76,T80
1	0	0	Covered	T77,T78,T79

 LINE       119
 EXPRESSION (addrmiss | wr_err | intg_err)
             ----1---   ---2--   ----3---

-1-	-2-	-3-	Status	Tests
0	0	0	Covered	T7,T1,T8
0	0	1	Covered	T67,T76,T80
0	1	0	Covered	T71,T73,T74
1	0	0	Covered	T71,T74,T75

 LINE       2900
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_INTR_STATE_OFFSET)
            ------------------------1-----------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T1,T8

 LINE       2901
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_INTR_ENABLE_OFFSET)
            ------------------------1------------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T1,T8

 LINE       2902
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_INTR_TEST_OFFSET)
            -----------------------1-----------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T61,T6

 LINE       2903
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_ALERT_TEST_OFFSET)
            ------------------------1-----------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T21,T59

 LINE       2904
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_CTRL_OFFSET)
            ---------------------1--------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T1,T8

 LINE       2905
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_STATUS_OFFSET)
            ----------------------1---------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T1,T8

 LINE       2906
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_RDATA_OFFSET)
            ---------------------1---------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T2,T3

 LINE       2907
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_FDATA_OFFSET)
            ---------------------1---------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T1,T8

 LINE       2908
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_FIFO_CTRL_OFFSET)
            -----------------------1-----------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T1,T8

 LINE       2909
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_HOST_FIFO_CONFIG_OFFSET)
            ---------------------------1--------------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T1,T4

 LINE       2910
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_TARGET_FIFO_CONFIG_OFFSET)
            ----------------------------1---------------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T1,T4

 LINE       2911
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_HOST_FIFO_STATUS_OFFSET)
            ---------------------------1--------------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T8,T61

 LINE       2912
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_TARGET_FIFO_STATUS_OFFSET)
            ----------------------------1---------------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T4,T21

 LINE       2913
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_OVRD_OFFSET)
            ---------------------1--------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T21,T60

 LINE       2914
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_VAL_OFFSET)
            --------------------1--------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T61,T6

 LINE       2915
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_TIMING0_OFFSET)
            ----------------------1----------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T1,T4

 LINE       2916
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_TIMING1_OFFSET)
            ----------------------1----------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T1,T4

 LINE       2917
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_TIMING2_OFFSET)
            ----------------------1----------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T1,T4

 LINE       2918
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_TIMING3_OFFSET)
            ----------------------1----------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T1,T4

 LINE       2919
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_TIMING4_OFFSET)
            ----------------------1----------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T1,T4

 LINE       2920
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_TIMEOUT_CTRL_OFFSET)
            -------------------------1------------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T1,T4

 LINE       2921
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_TARGET_ID_OFFSET)
            -----------------------1-----------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T4,T21

 LINE       2922
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_ACQDATA_OFFSET)
            ----------------------1----------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T4,T5

 LINE       2923
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_TXDATA_OFFSET)
            ----------------------1---------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T4,T5

 LINE       2924
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_HOST_TIMEOUT_CTRL_OFFSET)
            ---------------------------1---------------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T4,T21

 LINE       2925
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_TARGET_TIMEOUT_CTRL_OFFSET)
            ----------------------------1----------------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T21,T61

 LINE       2926
 EXPRESSION (reg_addr == i2c_reg_pkg::I2C_TARGET_NACK_COUNT_OFFSET)
            ---------------------------1---------------------------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T21,T61

 LINE       2929
 EXPRESSION ((reg_re || reg_we) ? ((~|addr_hit)) : 1'b0)
             ---------1--------

-1-	Status	Tests
0	Covered	T7,T1,T8
1	Covered	T7,T1,T8

 LINE       2929
 SUB-EXPRESSION (reg_re || reg_we)
                 ---1--    ---2--

-1-	-2-	Status	Tests
0	0	Covered	T7,T1,T8
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T1,T8

 LINE       2933
 EXPRESSION 
 Number  Term
      1  reg_we & 
      2  ((addr_hit[0] & ((|(4'b0011 & (~reg_be))))) | (addr_hit[1] & ((|(4'b0011 & (~reg_be))))) | (addr_hit[2] & ((|(4'b0011 & (~reg_be))))) | (addr_hit[3] & ((|(4'b1 & (~reg_be))))) | (addr_hit[4] & ((|(4'b1 & (~reg_be))))) | (addr_hit[5] & ((|(4'b0011 & (~reg_be))))) | (addr_hit[6] & ((|(4'b1 & (~reg_be))))) | (addr_hit[7] & ((|(4'b0011 & (~reg_be))))) | (addr_hit[8] & ((|(4'b0011 & (~reg_be))))) | (addr_hit[9] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[10] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[11] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[12] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[13] & ((|(4'b1 & (~reg_be))))) | (addr_hit[14] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[15] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[16] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[17] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[18] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[19] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[20] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[21] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[22] & ((|(4'b0011 & (~reg_be))))) | (addr_hit[23] & ((|(4'b1 & (~reg_be))))) | (addr_hit[24] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[25] & ((|(4'b1111 & (~reg_be))))) | (addr_hit[26] & ((|(4'b1 & (~reg_be)))))))

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T1,T8
1	1	Covered	T71,T67,T73

 LINE       2933
 SUB-EXPRESSION 
 Number  Term
      1  (addr_hit[0] & ((|(4'b0011 & (~reg_be))))) | 
      2  (addr_hit[1] & ((|(4'b0011 & (~reg_be))))) | 
      3  (addr_hit[2] & ((|(4'b0011 & (~reg_be))))) | 
      4  (addr_hit[3] & ((|(4'b1 & (~reg_be))))) | 
      5  (addr_hit[4] & ((|(4'b1 & (~reg_be))))) | 
      6  (addr_hit[5] & ((|(4'b0011 & (~reg_be))))) | 
      7  (addr_hit[6] & ((|(4'b1 & (~reg_be))))) | 
      8  (addr_hit[7] & ((|(4'b0011 & (~reg_be))))) | 
      9  (addr_hit[8] & ((|(4'b0011 & (~reg_be))))) | 
     10  (addr_hit[9] & ((|(4'b1111 & (~reg_be))))) | 
     11  (addr_hit[10] & ((|(4'b1111 & (~reg_be))))) | 
     12  (addr_hit[11] & ((|(4'b1111 & (~reg_be))))) | 
     13  (addr_hit[12] & ((|(4'b1111 & (~reg_be))))) | 
     14  (addr_hit[13] & ((|(4'b1 & (~reg_be))))) | 
     15  (addr_hit[14] & ((|(4'b1111 & (~reg_be))))) | 
     16  (addr_hit[15] & ((|(4'b1111 & (~reg_be))))) | 
     17  (addr_hit[16] & ((|(4'b1111 & (~reg_be))))) | 
     18  (addr_hit[17] & ((|(4'b1111 & (~reg_be))))) | 
     19  (addr_hit[18] & ((|(4'b1111 & (~reg_be))))) | 
     20  (addr_hit[19] & ((|(4'b1111 & (~reg_be))))) | 
     21  (addr_hit[20] & ((|(4'b1111 & (~reg_be))))) | 
     22  (addr_hit[21] & ((|(4'b1111 & (~reg_be))))) | 
     23  (addr_hit[22] & ((|(4'b0011 & (~reg_be))))) | 
     24  (addr_hit[23] & ((|(4'b1 & (~reg_be))))) | 
     25  (addr_hit[24] & ((|(4'b1111 & (~reg_be))))) | 
     26  (addr_hit[25] & ((|(4'b1111 & (~reg_be))))) | 
     27  (addr_hit[26] & ((|(4'b1 & (~reg_be))))))

Sensitive Expression == 1	Status	Tests
ALL ZEROS	Covered	T7,T1,T8
27 (addr_hit[26] & ((|(4'...	Covered	T21,T61,T6
26 (addr_hit[25] & ((|(4'...	Covered	T7,T21,T61
25 (addr_hit[24] & ((|(4'...	Covered	T7,T21,T61
24 (addr_hit[23] & ((|(4'...	Covered	T7,T61,T6
23 (addr_hit[22] & ((|(4'...	Covered	T7,T4,T5
22 (addr_hit[21] & ((|(4'...	Covered	T7,T21,T6
21 (addr_hit[20] & ((|(4'...	Covered	T7,T21,T61
20 (addr_hit[19] & ((|(4'...	Covered	T7,T21,T61
19 (addr_hit[18] & ((|(4'...	Covered	T7,T61,T6
18 (addr_hit[17] & ((|(4'...	Covered	T7,T21,T6
17 (addr_hit[16] & ((|(4'...	Covered	T7,T6,T70
16 (addr_hit[15] & ((|(4'...	Covered	T7,T21,T61
15 (addr_hit[14] & ((|(4'...	Covered	T7,T61,T6
14 (addr_hit[13] & ((|(4'...	Covered	T7,T21,T60
13 (addr_hit[12] & ((|(4'...	Covered	T7,T4,T21
12 (addr_hit[11] & ((|(4'...	Covered	T7,T8,T61
11 (addr_hit[10] & ((|(4'...	Covered	T7,T61,T6
10 (addr_hit[9] & ((|(4'b...	Covered	T7,T61,T6
9 (addr_hit[8] & ((|(4'b...	Covered	T7,T21,T61
8 (addr_hit[7] & ((|(4'b...	Covered	T7,T6,T70
7 (addr_hit[6] & ((|(4'b...	Covered	T7,T2,T3
6 (addr_hit[5] & ((|(4'b...	Covered	T7,T1,T8
5 (addr_hit[4] & ((|(4'b...	Covered	T7,T6,T70
4 (addr_hit[3] & ((|(4'b...	Covered	T61,T6,T70
3 (addr_hit[2] & ((|(4'b...	Covered	T7,T6,T70
2 (addr_hit[1] & ((|(4'b...	Covered	T7,T21,T6
1 (addr_hit[0] & ((|(4'b...	Covered	T7,T1,T8

 LINE       2933
 SUB-EXPRESSION (addr_hit[0] & ((|(4'b0011 & (~reg_be)))))
                 -----1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T1,T8
1	1	Covered	T7,T1,T8

 LINE       2933
 SUB-EXPRESSION (addr_hit[1] & ((|(4'b0011 & (~reg_be)))))
                 -----1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T1,T8
1	1	Covered	T7,T21,T6

 LINE       2933
 SUB-EXPRESSION (addr_hit[2] & ((|(4'b0011 & (~reg_be)))))
                 -----1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T61,T6
1	1	Covered	T7,T6,T70

 LINE       2933
 SUB-EXPRESSION (addr_hit[3] & ((|(4'b1 & (~reg_be)))))
                 -----1-----   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T21,T59
1	1	Covered	T61,T6,T70

 LINE       2933
 SUB-EXPRESSION (addr_hit[4] & ((|(4'b1 & (~reg_be)))))
                 -----1-----   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T1,T8
1	1	Covered	T7,T6,T70

 LINE       2933
 SUB-EXPRESSION (addr_hit[5] & ((|(4'b0011 & (~reg_be)))))
                 -----1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T1,T2
1	1	Covered	T7,T1,T8

 LINE       2933
 SUB-EXPRESSION (addr_hit[6] & ((|(4'b1 & (~reg_be)))))
                 -----1-----   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T2,T3
1	1	Covered	T7,T2,T3

 LINE       2933
 SUB-EXPRESSION (addr_hit[7] & ((|(4'b0011 & (~reg_be)))))
                 -----1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T1,T8
1	1	Covered	T7,T6,T70

 LINE       2933
 SUB-EXPRESSION (addr_hit[8] & ((|(4'b0011 & (~reg_be)))))
                 -----1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T1,T8
1	1	Covered	T7,T21,T61

 LINE       2933
 SUB-EXPRESSION (addr_hit[9] & ((|(4'b1111 & (~reg_be)))))
                 -----1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T1,T4,T2
1	1	Covered	T7,T61,T6

 LINE       2933
 SUB-EXPRESSION (addr_hit[10] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T1,T4
1	1	Covered	T7,T61,T6

 LINE       2933
 SUB-EXPRESSION (addr_hit[11] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T6,T70,T18
1	1	Covered	T7,T8,T61

 LINE       2933
 SUB-EXPRESSION (addr_hit[12] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T6,T70
1	1	Covered	T7,T4,T21

 LINE       2933
 SUB-EXPRESSION (addr_hit[13] & ((|(4'b1 & (~reg_be)))))
                 ------1-----   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T21,T60
1	1	Covered	T7,T21,T60

 LINE       2933
 SUB-EXPRESSION (addr_hit[14] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T6,T70,T18
1	1	Covered	T7,T61,T6

 LINE       2933
 SUB-EXPRESSION (addr_hit[15] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T1,T4,T2
1	1	Covered	T7,T21,T61

 LINE       2933
 SUB-EXPRESSION (addr_hit[16] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T1,T4,T2
1	1	Covered	T7,T6,T70

 LINE       2933
 SUB-EXPRESSION (addr_hit[17] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T1,T4
1	1	Covered	T7,T21,T6

 LINE       2933
 SUB-EXPRESSION (addr_hit[18] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T1,T4,T2
1	1	Covered	T7,T61,T6

 LINE       2933
 SUB-EXPRESSION (addr_hit[19] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T1,T4,T2
1	1	Covered	T7,T21,T61

 LINE       2933
 SUB-EXPRESSION (addr_hit[20] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T1,T4,T2
1	1	Covered	T7,T21,T61

 LINE       2933
 SUB-EXPRESSION (addr_hit[21] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T4,T5,T6
1	1	Covered	T7,T21,T6

 LINE       2933
 SUB-EXPRESSION (addr_hit[22] & ((|(4'b0011 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T4,T5
1	1	Covered	T7,T4,T5

 LINE       2933
 SUB-EXPRESSION (addr_hit[23] & ((|(4'b1 & (~reg_be)))))
                 ------1-----   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T4,T5
1	1	Covered	T7,T61,T6

 LINE       2933
 SUB-EXPRESSION (addr_hit[24] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T4,T5,T6
1	1	Covered	T7,T21,T61

 LINE       2933
 SUB-EXPRESSION (addr_hit[25] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T6,T70,T18
1	1	Covered	T7,T21,T61

 LINE       2933
 SUB-EXPRESSION (addr_hit[26] & ((|(4'b1 & (~reg_be)))))
                 ------1-----   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T7,T1,T8
1	0	Covered	T7,T21,T61
1	1	Covered	T21,T61,T6

 LINE       2964
 EXPRESSION (addr_hit[0] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T1,T8
1	1	0	Covered	T71,T73,T74
1	1	1	Covered	T7,T1,T8

 LINE       2983
 EXPRESSION (addr_hit[1] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T1,T8
1	1	0	Covered	T71,T81,T82
1	1	1	Covered	T7,T1,T8

 LINE       3014
 EXPRESSION (addr_hit[2] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T61,T6
1	1	0	Covered	T71,T74,T81
1	1	1	Covered	T31,T37,T68

 LINE       3045
 EXPRESSION (addr_hit[3] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T21,T59
1	1	0	Covered	T74,T75,T83
1	1	1	Covered	T59,T84,T85

 LINE       3048
 EXPRESSION (addr_hit[4] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T1,T8
1	1	0	Covered	T71,T75,T86
1	1	1	Covered	T7,T1,T8

 LINE       3055
 EXPRESSION (addr_hit[5] & reg_re & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T1,T8
1	1	0	Covered	T87,T88
1	1	1	Covered	T7,T1,T8

 LINE       3056
 EXPRESSION (addr_hit[6] & reg_re & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T2,T3
1	1	0	Covered	T67,T89,T90
1	1	1	Covered	T2,T3,T52

 LINE       3057
 EXPRESSION (addr_hit[7] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T1,T8
1	1	0	Covered	T71,T74,T75
1	1	1	Covered	T7,T1,T8

 LINE       3070
 EXPRESSION (addr_hit[8] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T1,T8
1	1	0	Covered	T71,T74,T75
1	1	1	Covered	T7,T1,T8

 LINE       3079
 EXPRESSION (addr_hit[9] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T1,T4
1	1	0	Covered	T71,T74,T75
1	1	1	Covered	T1,T4,T2

 LINE       3084
 EXPRESSION (addr_hit[10] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T1,T4
1	1	0	Covered	T71,T74,T83
1	1	1	Covered	T1,T4,T2

 LINE       3089
 EXPRESSION (addr_hit[11] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T8,T61
1	1	0	Covered	T91,T88
1	1	1	Covered	T7,T8,T38

 LINE       3090
 EXPRESSION (addr_hit[12] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T4,T21
1	1	0	Covered	T76,T92,T88
1	1	1	Covered	T4,T6,T44

 LINE       3091
 EXPRESSION (addr_hit[13] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T21,T60
1	1	0	Covered	T71,T74,T75
1	1	1	Covered	T21,T60,T61

 LINE       3098
 EXPRESSION (addr_hit[14] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T61,T6
1	1	0	Covered	T76,T87,T88
1	1	1	Not Covered

 LINE       3099
 EXPRESSION (addr_hit[15] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T1,T4
1	1	0	Covered	T67,T74,T75
1	1	1	Covered	T1,T4,T2

 LINE       3104
 EXPRESSION (addr_hit[16] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T1,T4
1	1	0	Covered	T73,T74,T83
1	1	1	Covered	T1,T4,T2

 LINE       3109
 EXPRESSION (addr_hit[17] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T1,T4
1	1	0	Covered	T74,T81,T93
1	1	1	Covered	T1,T4,T2

 LINE       3114
 EXPRESSION (addr_hit[18] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T1,T4
1	1	0	Covered	T74,T75,T83
1	1	1	Covered	T1,T4,T2

 LINE       3119
 EXPRESSION (addr_hit[19] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T1,T4
1	1	0	Covered	T71,T67,T81
1	1	1	Covered	T1,T4,T2

 LINE       3124
 EXPRESSION (addr_hit[20] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T1,T4
1	1	0	Covered	T74,T75,T83
1	1	1	Covered	T1,T4,T2

 LINE       3129
 EXPRESSION (addr_hit[21] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T4,T21
1	1	0	Covered	T71,T67,T74
1	1	1	Covered	T4,T5,T6

 LINE       3138
 EXPRESSION (addr_hit[22] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T4,T5
1	1	0	Covered	T94,T95,T96
1	1	1	Covered	T4,T5,T6

 LINE       3139
 EXPRESSION (addr_hit[23] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T4,T5
1	1	0	Covered	T71,T74,T80
1	1	1	Covered	T4,T5,T6

 LINE       3142
 EXPRESSION (addr_hit[24] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T4,T21
1	1	0	Covered	T74,T83,T81
1	1	1	Covered	T4,T5,T6

 LINE       3145
 EXPRESSION (addr_hit[25] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T21,T61
1	1	0	Covered	T71,T67,T74
1	1	1	Covered	T65,T66,T67

 LINE       3150
 EXPRESSION (addr_hit[26] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T7,T1,T8
1	0	1	Covered	T7,T21,T61
1	1	0	Covered	T97,T98
1	1	1	Covered	T65,T66,T67

---

Branch Coverage for Module : i2c_reg_top

	Line No.	Total	Covered	Percent
Branches		33	33	100.00
TERNARY	2929	2	2	100.00
IF	68	3	3	100.00
CASE	3189	28	28	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_i2c_0.1/rtl/i2c_reg_top.sv' or '../src/lowrisc_ip_i2c_0.1/rtl/i2c_reg_top.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	2929	((reg_re || reg_we)) ? 

Branches:

-1-	Status	Tests
1	Covered	T7,T1,T8
0	Covered	T7,T1,T8

	LineNo.	Expression
-1-:	68	if ((!rst_ni))
-2-:	70	if ((intg_err || reg_we_err))

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T7,T1,T8
0	1	Covered	T77,T78,T79
0	0	Covered	T7,T1,T8

	LineNo.	Expression
-1-:	3189	case (1'b1)

Branches:

-1-	Status	Tests
addr_hit[0]	Covered	T7,T1,T8
addr_hit[1]	Covered	T7,T1,T8
addr_hit[2]	Covered	T7,T1,T8
addr_hit[3]	Covered	T7,T1,T8
addr_hit[4]	Covered	T7,T1,T8
addr_hit[5]	Covered	T7,T1,T8
addr_hit[6]	Covered	T7,T1,T8
addr_hit[7]	Covered	T7,T1,T8
addr_hit[8]	Covered	T7,T1,T8
addr_hit[9]	Covered	T7,T1,T8
addr_hit[10]	Covered	T7,T1,T8
addr_hit[11]	Covered	T7,T1,T8
addr_hit[12]	Covered	T7,T1,T8
addr_hit[13]	Covered	T7,T1,T8
addr_hit[14]	Covered	T7,T1,T8
addr_hit[15]	Covered	T7,T1,T8
addr_hit[16]	Covered	T7,T1,T8
addr_hit[17]	Covered	T7,T1,T8
addr_hit[18]	Covered	T7,T1,T8
addr_hit[19]	Covered	T7,T1,T8
addr_hit[20]	Covered	T7,T1,T8
addr_hit[21]	Covered	T7,T1,T8
addr_hit[22]	Covered	T7,T1,T8
addr_hit[23]	Covered	T7,T1,T8
addr_hit[24]	Covered	T7,T1,T8
addr_hit[25]	Covered	T7,T1,T8
addr_hit[26]	Covered	T7,T1,T8
default	Covered	T7,T1,T8

---

Assert Coverage for Module : i2c_reg_top

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	4	4	100.00	4	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	4	4	100.00	4	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
en2addrHit	306718622	51399717	0	0
reAfterRv	306718622	51399572	0	0
rePulse	306718622	45822154	0	0
wePulse	306718622	5577418	0	0

en2addrHit

Name	Attempts	Real Successes	Failures	Incomplete
Total	306718622	51399717	0	0
T1	20602	9571	0	0
T2	117710	57973	0	0
T3	43581	6967	0	0
T4	60317	1365	0	0
T7	13301	182	0	0
T8	10923	354	0	0
T11	12012	5444	0	0
T21	1562	29	0	0
T59	1462	12	0	0
T60	1657	31	0	0

reAfterRv

Name	Attempts	Real Successes	Failures	Incomplete
Total	306718622	51399572	0	0
T1	20602	9571	0	0
T2	117710	57973	0	0
T3	43581	6967	0	0
T4	60317	1365	0	0
T7	13301	182	0	0
T8	10923	354	0	0
T11	12012	5444	0	0
T21	1562	29	0	0
T59	1462	12	0	0
T60	1657	31	0	0

rePulse

Name	Attempts	Real Successes	Failures	Incomplete
Total	306718622	45822154	0	0
T1	20602	9467	0	0
T2	117710	45358	0	0
T3	43581	6594	0	0
T4	60317	940	0	0
T7	13301	94	0	0
T8	10923	180	0	0
T11	12012	5427	0	0
T21	1562	14	0	0
T59	1462	1	0	0
T60	1657	14	0	0

wePulse

Name	Attempts	Real Successes	Failures	Incomplete
Total	306718622	5577418	0	0
T1	20602	104	0	0
T2	117710	12615	0	0
T3	43581	373	0	0
T4	60317	425	0	0
T7	13301	88	0	0
T8	10923	174	0	0
T11	12012	17	0	0
T21	1562	15	0	0
T59	1462	11	0	0
T60	1657	17	0	0