Summary for Variable RStart_before_read_data_ACK_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
0 |
1 |
100.00 |
User Defined Bins for RStart_before_read_data_ACK_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
Start_before_read_data_ACK_Nack |
8000 |
1 |
|
|
T4 |
25 |
|
T5 |
61 |
|
T9 |
10 |
Summary for Variable RStart_during_address_Ack_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
0 |
1 |
100.00 |
User Defined Bins for RStart_during_address_Ack_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT |
Start_during_address_Acknowledge |
8 |
1 |
|
|
T14 |
4 |
|
T15 |
4 |
Summary for Variable RStart_during_address_transmission_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
0 |
1 |
100.00 |
User Defined Bins for RStart_during_address_transmission_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
Start_during_address_transmission |
3 |
1 |
|
|
T69 |
1 |
|
T254 |
1 |
|
T255 |
1 |
Summary for Variable RStart_during_read_data_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
0 |
1 |
100.00 |
User Defined Bins for RStart_during_read_data_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT |
Start_during_read_data |
24 |
1 |
|
|
T14 |
12 |
|
T15 |
12 |
Summary for Variable RStart_during_rw_bit_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
1 |
0 |
0.00 |
User Defined Bins for RStart_during_rw_bit_cp
Uncovered bins
NAME | COUNT | AT LEAST | NUMBER | STATUS |
Start_during_rw_bit |
0 |
1 |
1 |
|
Summary for Variable RStart_during_write_data_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
0 |
1 |
100.00 |
User Defined Bins for RStart_during_write_data_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
Start_during_write_data |
10619 |
1 |
|
|
T4 |
20 |
|
T9 |
7 |
|
T16 |
5 |
Summary for Variable Read_data_ack_before_stop_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
1 |
0 |
0.00 |
User Defined Bins for Read_data_ack_before_stop_cp
Uncovered bins
NAME | COUNT | AT LEAST | NUMBER | STATUS |
Read_data_ack_before_stop |
0 |
1 |
1 |
|
Summary for Variable Rstart_after_Address_Ack_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
0 |
1 |
100.00 |
User Defined Bins for Rstart_after_Address_Ack_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
Rstart_after_Address_Ack |
34 |
1 |
|
|
T34 |
1 |
|
T256 |
1 |
|
T257 |
1 |
Summary for Variable Rstart_after_Address_Nack_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
0 |
1 |
100.00 |
User Defined Bins for Rstart_after_Address_Nack_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
Rstart_after_Address_Nack |
63 |
1 |
|
|
T42 |
1 |
|
T44 |
1 |
|
T45 |
3 |
Summary for Variable Start_followed_by_Rstart_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
1 |
1 |
0 |
0.00 |
Automatically Generated Bins for Start_followed_by_Rstart_cp
Uncovered bins
NAME | COUNT | AT LEAST | NUMBER | STATUS |
[auto[1]] |
0 |
1 |
1 |
|
Excluded/Illegal bins
NAME | COUNT | STATUS |
unused |
0 |
Excluded |
[auto[0]] |
0 |
Excluded |
Summary for Variable Stop_after_read_data_Nack_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
0 |
1 |
100.00 |
User Defined Bins for Stop_after_read_data_Nack_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
Stop_after_read_data_Nack |
11770 |
1 |
|
|
T3 |
52 |
|
T4 |
22 |
|
T5 |
3 |
Summary for Variable Stop_after_read_data_ack_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
1 |
0 |
0.00 |
User Defined Bins for Stop_after_read_data_ack_cp
Uncovered bins
NAME | COUNT | AT LEAST | NUMBER | STATUS |
Stop_after_read_data_ack |
0 |
1 |
1 |
|
Summary for Variable Stop_after_write_data_Nack_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
0 |
1 |
100.00 |
User Defined Bins for Stop_after_write_data_Nack_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
Stop_after_write_data_Nack |
57 |
1 |
|
|
T44 |
1 |
|
T45 |
3 |
|
T258 |
1 |
Summary for Variable Stop_after_write_data_ack_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
0 |
1 |
100.00 |
User Defined Bins for Stop_after_write_data_ack_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
Stop_after_write_data_ack |
5731 |
1 |
|
|
T4 |
17 |
|
T6 |
17 |
|
T9 |
3 |
Summary for Variable Stop_without_ACK_after_addr_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
1 |
0 |
0.00 |
User Defined Bins for Stop_without_ACK_after_addr_cp
Uncovered bins
NAME | COUNT | AT LEAST | NUMBER | STATUS |
Stop_without_ACK_after_addr |
0 |
1 |
1 |
|
Summary for Variable Stop_without_ACK_after_data_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
0 |
1 |
100.00 |
User Defined Bins for Stop_without_ACK_after_data_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
Stop_without_ACK_after_data |
2181 |
1 |
|
|
T4 |
17 |
|
T9 |
4 |
|
T16 |
2 |
Summary for Variable Stop_without_ACK_after_read_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
1 |
0 |
0.00 |
User Defined Bins for Stop_without_ACK_after_read_cp
Uncovered bins
NAME | COUNT | AT LEAST | NUMBER | STATUS |
Stop_without_ACK_after_read |
0 |
1 |
1 |
|
Summary for Variable Stop_without_ACK_after_write_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
1 |
0 |
0.00 |
User Defined Bins for Stop_without_ACK_after_write_cp
Uncovered bins
NAME | COUNT | AT LEAST | NUMBER | STATUS |
Stop_without_ACK_after_write |
0 |
1 |
1 |
|
Summary for Variable bus_state_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
17 |
0 |
17 |
100.00 |
User Defined Bins for bus_state_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
idle |
216440 |
1 |
|
|
T1 |
6 |
|
T3 |
1 |
|
T4 |
1 |
stop |
18594 |
1 |
|
|
T3 |
52 |
|
T4 |
39 |
|
T5 |
3 |
write_data_nack |
25385 |
1 |
|
|
T39 |
58 |
|
T40 |
6 |
|
T44 |
423 |
write_data_ack |
910711 |
1 |
|
|
T4 |
864 |
|
T6 |
569 |
|
T9 |
210 |
read_data_nack |
79716 |
1 |
|
|
T3 |
212 |
|
T4 |
163 |
|
T5 |
199 |
read_data_ack |
1484691 |
1 |
|
|
T3 |
2913 |
|
T4 |
841 |
|
T5 |
1794 |
write_data |
5970720 |
1 |
|
|
T4 |
6385 |
|
T6 |
3412 |
|
T9 |
1535 |
read_data |
10587244 |
1 |
|
|
T3 |
21689 |
|
T4 |
6044 |
|
T5 |
11974 |
write_addr_nack |
24355 |
1 |
|
|
T42 |
69 |
|
T39 |
8 |
|
T44 |
397 |
write_addr_ack |
59762 |
1 |
|
|
T4 |
139 |
|
T6 |
57 |
|
T9 |
46 |
read_addr_nack |
77418 |
1 |
|
|
T42 |
3680 |
|
T44 |
2606 |
|
T45 |
338 |
read_addr_ack |
72191 |
1 |
|
|
T3 |
189 |
|
T4 |
166 |
|
T5 |
233 |
write |
70518 |
1 |
|
|
T4 |
152 |
|
T6 |
72 |
|
T9 |
48 |
read |
62353 |
1 |
|
|
T3 |
159 |
|
T4 |
141 |
|
T5 |
195 |
addr |
789464 |
1 |
|
|
T3 |
927 |
|
T4 |
1694 |
|
T5 |
1065 |
rstart |
50331 |
1 |
|
|
T4 |
112 |
|
T5 |
153 |
|
T9 |
51 |
start |
49998 |
1 |
|
|
T3 |
134 |
|
T4 |
101 |
|
T5 |
11 |
Summary for Variable ip_mode_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
2 |
0 |
2 |
100.00 |
User Defined Bins for ip_mode_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
device |
6046739 |
1 |
|
|
T4 |
16842 |
|
T5 |
15628 |
|
T9 |
4302 |
host |
14503152 |
1 |
|
|
T1 |
6 |
|
T3 |
26276 |
|
T6 |
4486 |
Summary for Variable num_rd_bytes_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
5 |
0 |
5 |
100.00 |
User Defined Bins for num_rd_bytes_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
sixtyfour |
53589 |
1 |
|
|
T3 |
48 |
|
T8 |
4 |
|
T31 |
550 |
high |
1903122 |
1 |
|
|
T3 |
1322 |
|
T7 |
4 |
|
T8 |
561 |
mid |
2791709 |
1 |
|
|
T3 |
5316 |
|
T5 |
317 |
|
T7 |
3743 |
low |
5121280 |
1 |
|
|
T3 |
14859 |
|
T4 |
5108 |
|
T5 |
10799 |
one |
487408 |
1 |
|
|
T3 |
1329 |
|
T4 |
957 |
|
T5 |
1486 |
Summary for Variable num_wr_bytes_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
5 |
0 |
5 |
100.00 |
User Defined Bins for num_wr_bytes_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
sixtyfour |
19877 |
1 |
|
|
T43 |
48 |
|
T164 |
22 |
|
T259 |
30 |
high |
878942 |
1 |
|
|
T11 |
296 |
|
T43 |
968 |
|
T17 |
448 |
mid |
1213375 |
1 |
|
|
T6 |
828 |
|
T16 |
268 |
|
T11 |
3437 |
low |
3430584 |
1 |
|
|
T4 |
5342 |
|
T6 |
2467 |
|
T9 |
1211 |
one |
427811 |
1 |
|
|
T4 |
964 |
|
T6 |
307 |
|
T9 |
249 |
Summary for Cross bus_state_x_ip_mode_cp
Samples crossed: bus_state_cp ip_mode_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
34 |
1 |
33 |
97.06 |
1 |
Automatically Generated Cross Bins for bus_state_x_ip_mode_cp
Uncovered bins
bus_state_cp | ip_mode_cp | COUNT | AT LEAST | NUMBER | STATUS |
[read_addr_nack] |
[device] |
0 |
1 |
1 |
|
Covered bins
bus_state_cp | ip_mode_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
idle |
device |
213510 |
1 |
|
|
T4 |
1 |
|
T5 |
1 |
|
T9 |
1 |
idle |
host |
2930 |
1 |
|
|
T1 |
6 |
|
T3 |
1 |
|
T6 |
1 |
stop |
device |
4603 |
1 |
|
|
T4 |
39 |
|
T5 |
3 |
|
T9 |
4 |
stop |
host |
13991 |
1 |
|
|
T3 |
52 |
|
T6 |
17 |
|
T7 |
26 |
write_data_nack |
device |
12 |
1 |
|
|
T14 |
6 |
|
T15 |
6 |
|
- |
- |
write_data_nack |
host |
25373 |
1 |
|
|
T39 |
58 |
|
T40 |
6 |
|
T44 |
423 |
write_data_ack |
device |
371868 |
1 |
|
|
T4 |
864 |
|
T9 |
210 |
|
T16 |
303 |
write_data_ack |
host |
538843 |
1 |
|
|
T6 |
569 |
|
T30 |
4 |
|
T35 |
3 |
read_data_nack |
device |
33412 |
1 |
|
|
T4 |
163 |
|
T5 |
199 |
|
T9 |
30 |
read_data_nack |
host |
46304 |
1 |
|
|
T3 |
212 |
|
T7 |
108 |
|
T8 |
4 |
read_data_ack |
device |
247274 |
1 |
|
|
T4 |
841 |
|
T5 |
1794 |
|
T9 |
231 |
read_data_ack |
host |
1237417 |
1 |
|
|
T3 |
2913 |
|
T7 |
1706 |
|
T8 |
219 |
write_data |
device |
2736734 |
1 |
|
|
T4 |
6385 |
|
T9 |
1535 |
|
T16 |
2221 |
write_data |
host |
3233986 |
1 |
|
|
T6 |
3412 |
|
T30 |
23 |
|
T38 |
14 |
read_data |
device |
1685374 |
1 |
|
|
T4 |
6044 |
|
T5 |
11974 |
|
T9 |
1579 |
read_data |
host |
8901870 |
1 |
|
|
T3 |
21689 |
|
T7 |
12484 |
|
T8 |
1603 |
write_addr_nack |
device |
8 |
1 |
|
|
T14 |
4 |
|
T15 |
4 |
|
- |
- |
write_addr_nack |
host |
24347 |
1 |
|
|
T42 |
69 |
|
T39 |
8 |
|
T44 |
397 |
write_addr_ack |
device |
44796 |
1 |
|
|
T4 |
139 |
|
T9 |
46 |
|
T16 |
27 |
write_addr_ack |
host |
14966 |
1 |
|
|
T6 |
57 |
|
T30 |
4 |
|
T38 |
12 |
read_addr_nack |
host |
77418 |
1 |
|
|
T42 |
3680 |
|
T44 |
2606 |
|
T45 |
338 |
read_addr_ack |
device |
36357 |
1 |
|
|
T4 |
166 |
|
T5 |
233 |
|
T9 |
38 |
read_addr_ack |
host |
35834 |
1 |
|
|
T3 |
189 |
|
T7 |
97 |
|
T8 |
3 |
write |
device |
52628 |
1 |
|
|
T4 |
152 |
|
T9 |
48 |
|
T16 |
32 |
write |
host |
17890 |
1 |
|
|
T6 |
72 |
|
T30 |
4 |
|
T38 |
18 |
read |
device |
31149 |
1 |
|
|
T4 |
141 |
|
T5 |
195 |
|
T9 |
30 |
read |
host |
31204 |
1 |
|
|
T3 |
159 |
|
T7 |
81 |
|
T8 |
3 |
addr |
device |
526856 |
1 |
|
|
T4 |
1694 |
|
T5 |
1065 |
|
T9 |
484 |
addr |
host |
262608 |
1 |
|
|
T3 |
927 |
|
T6 |
314 |
|
T7 |
469 |
rstart |
device |
49169 |
1 |
|
|
T4 |
112 |
|
T5 |
153 |
|
T9 |
51 |
rstart |
host |
1162 |
1 |
|
|
T42 |
3 |
|
T35 |
2 |
|
T43 |
2 |
start |
device |
12989 |
1 |
|
|
T4 |
101 |
|
T5 |
11 |
|
T9 |
15 |
start |
host |
37009 |
1 |
|
|
T3 |
134 |
|
T6 |
44 |
|
T7 |
64 |
Summary for Cross num_rd_bytes_x_ip_mode_cp
Samples crossed: ip_mode_cp num_rd_bytes_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
10 |
1 |
9 |
90.00 |
1 |
Automatically Generated Cross Bins for num_rd_bytes_x_ip_mode_cp
Uncovered bins
ip_mode_cp | num_rd_bytes_cp | COUNT | AT LEAST | NUMBER | STATUS |
[device] |
[sixtyfour] |
0 |
1 |
1 |
|
Covered bins
ip_mode_cp | num_rd_bytes_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
device |
high |
3220 |
1 |
|
|
T260 |
251 |
|
T261 |
216 |
|
T262 |
98 |
device |
mid |
90245 |
1 |
|
|
T5 |
317 |
|
T24 |
124 |
|
T25 |
345 |
device |
low |
1432698 |
1 |
|
|
T4 |
5108 |
|
T5 |
10799 |
|
T9 |
1406 |
device |
one |
224370 |
1 |
|
|
T4 |
957 |
|
T5 |
1486 |
|
T9 |
221 |
host |
sixtyfour |
53589 |
1 |
|
|
T3 |
48 |
|
T8 |
4 |
|
T31 |
550 |
host |
high |
1899902 |
1 |
|
|
T3 |
1322 |
|
T7 |
4 |
|
T8 |
561 |
host |
mid |
2701464 |
1 |
|
|
T3 |
5316 |
|
T7 |
3743 |
|
T8 |
630 |
host |
low |
3688582 |
1 |
|
|
T3 |
14859 |
|
T7 |
9225 |
|
T8 |
576 |
host |
one |
263038 |
1 |
|
|
T3 |
1329 |
|
T7 |
669 |
|
T8 |
34 |
Summary for Cross num_wr_bytes_x_ip_mode_cp
Samples crossed: ip_mode_cp num_wr_bytes_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
10 |
0 |
10 |
100.00 |
|
Automatically Generated Cross Bins for num_wr_bytes_x_ip_mode_cp
Bins
ip_mode_cp | num_wr_bytes_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
device |
sixtyfour |
352 |
1 |
|
|
T259 |
30 |
|
T263 |
26 |
|
T264 |
30 |
device |
high |
16362 |
1 |
|
|
T11 |
296 |
|
T17 |
448 |
|
T265 |
222 |
device |
mid |
180276 |
1 |
|
|
T16 |
268 |
|
T11 |
3437 |
|
T159 |
760 |
device |
low |
2215931 |
1 |
|
|
T4 |
5342 |
|
T9 |
1211 |
|
T16 |
1872 |
device |
one |
326600 |
1 |
|
|
T4 |
964 |
|
T9 |
249 |
|
T16 |
198 |
host |
sixtyfour |
19525 |
1 |
|
|
T43 |
48 |
|
T164 |
22 |
|
T72 |
118 |
host |
high |
862580 |
1 |
|
|
T43 |
968 |
|
T164 |
492 |
|
T72 |
2440 |
host |
mid |
1033099 |
1 |
|
|
T6 |
828 |
|
T43 |
1072 |
|
T46 |
199 |
host |
low |
1214653 |
1 |
|
|
T6 |
2467 |
|
T43 |
1006 |
|
T46 |
488 |
host |
one |
101211 |
1 |
|
|
T6 |
307 |
|
T30 |
5 |
|
T35 |
4 |
Summary for Cross Stop_after_write_data_ack_x_ip_mode_cp
Samples crossed: Stop_after_write_data_ack_cp ip_mode_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
2 |
0 |
2 |
100.00 |
|
Automatically Generated Cross Bins for Stop_after_write_data_ack_x_ip_mode_cp
Bins
Stop_after_write_data_ack_cp | ip_mode_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
Stop_after_write_data_ack |
device |
2161 |
1 |
|
|
T4 |
17 |
|
T9 |
3 |
|
T16 |
1 |
Stop_after_write_data_ack |
host |
3570 |
1 |
|
|
T6 |
17 |
|
T43 |
1 |
|
T46 |
2 |
Summary for Cross Stop_after_read_data_ack_x_ip_mode_cp
Samples crossed: Stop_after_read_data_ack_cp ip_mode_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
2 |
2 |
0 |
0.00 |
2 |
Automatically Generated Cross Bins for Stop_after_read_data_ack_x_ip_mode_cp
Uncovered bins
Stop_after_read_data_ack_cp | ip_mode_cp | COUNT | AT LEAST | NUMBER | STATUS |
* |
* |
-- |
-- |
2 |
|
Summary for Cross Stop_after_write_data_Nack_x_ip_mode_cp
Samples crossed: Stop_after_write_data_Nack_cp ip_mode_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
2 |
1 |
1 |
50.00 |
1 |
Automatically Generated Cross Bins for Stop_after_write_data_Nack_x_ip_mode_cp
Element holes
Stop_after_write_data_Nack_cp | ip_mode_cp | COUNT | AT LEAST | NUMBER | STATUS |
* |
[device] |
0 |
1 |
1 |
|
Covered bins
Stop_after_write_data_Nack_cp | ip_mode_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
Stop_after_write_data_Nack |
host |
57 |
1 |
|
|
T44 |
1 |
|
T45 |
3 |
|
T258 |
1 |
Summary for Cross Stop_after_read_data_Nack_x_ip_mode_cp
Samples crossed: Stop_after_read_data_Nack_cp ip_mode_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
2 |
0 |
2 |
100.00 |
|
Automatically Generated Cross Bins for Stop_after_read_data_Nack_x_ip_mode_cp
Bins
Stop_after_read_data_Nack_cp | ip_mode_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
Stop_after_read_data_Nack |
device |
2077 |
1 |
|
|
T4 |
22 |
|
T5 |
3 |
|
T16 |
2 |
Stop_after_read_data_Nack |
host |
9693 |
1 |
|
|
T3 |
52 |
|
T7 |
26 |
|
T31 |
19 |
Summary for Cross Rstart_after_Address_Ack_x_ip_mode_cp
Samples crossed: Rstart_after_Address_Ack_cp ip_mode_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
2 |
0 |
2 |
100.00 |
|
Automatically Generated Cross Bins for Rstart_after_Address_Ack_x_ip_mode_cp
Bins
Rstart_after_Address_Ack_cp | ip_mode_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
Rstart_after_Address_Ack |
device |
29 |
1 |
|
|
T256 |
1 |
|
T266 |
1 |
|
T267 |
1 |
Rstart_after_Address_Ack |
host |
5 |
1 |
|
|
T34 |
1 |
|
T257 |
1 |
|
T268 |
1 |
Summary for Cross Rstart_after_Address_Nack_x_ip_mode_cp
Samples crossed: Rstart_after_Address_Nack_cp ip_mode_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
2 |
0 |
2 |
100.00 |
|
Automatically Generated Cross Bins for Rstart_after_Address_Nack_x_ip_mode_cp
Bins
Rstart_after_Address_Nack_cp | ip_mode_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
Rstart_after_Address_Nack |
device |
8 |
1 |
|
|
T14 |
4 |
|
T15 |
4 |
|
- |
- |
Rstart_after_Address_Nack |
host |
55 |
1 |
|
|
T42 |
1 |
|
T44 |
1 |
|
T45 |
3 |
Summary for Cross Start_followed_by_Rstart_cp_x_ip_mode_cp
Samples crossed: Start_followed_by_Rstart_cp ip_mode_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
2 |
2 |
0 |
0.00 |
2 |
Automatically Generated Cross Bins for Start_followed_by_Rstart_cp_x_ip_mode_cp
Uncovered bins
Start_followed_by_Rstart_cp | ip_mode_cp | COUNT | AT LEAST | NUMBER | STATUS |
* |
* |
-- |
-- |
2 |
|
Excluded/Illegal bins
Start_followed_by_Rstart_cp | ip_mode_cp | COUNT | STATUS | |
[auto[0]] |
[device , host] |
-- |
Excluded |
(2 bins) |