Group : i2c_env_pkg::i2c_timing_param_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : i2c_env_pkg::i2c_timing_param_cg
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
50.00 42.50 1 100 1 1 64 64


Source File(s) :
/workspaces/repo/scratch/os_regression_2024_10_11/i2c-sim-vcs/default/sim-vcs/../src/lowrisc_dv_i2c_env_0.1/i2c_env_cov.sv

10 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
i2c_env_pkg.t_f_cg 25.00 1 100 1 64 64
i2c_env_pkg.t_r_cg 25.00 1 100 1 64 64
i2c_env_pkg.tsu_dat_cg 25.00 1 100 1 64 64
i2c_env_pkg.t_buf_cg 50.00 1 100 1 64 64
i2c_env_pkg.thd_dat_cg 50.00 1 100 1 64 64
i2c_env_pkg.thd_sta_cg 50.00 1 100 1 64 64
i2c_env_pkg.thigh_cg 50.00 1 100 1 64 64
i2c_env_pkg.tlow_cg 50.00 1 100 1 64 64
i2c_env_pkg.tsu_sta_cg 50.00 1 100 1 64 64
i2c_env_pkg.tsu_sto_cg 50.00 1 100 1 64 64




Group Instance : i2c_env_pkg.t_f_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
25.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.t_f_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 3 1 25.00


Variables for Group Instance i2c_env_pkg.t_f_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 3 1 25.00 100 1 1 0



Group Instance : i2c_env_pkg.t_r_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
25.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.t_r_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 3 1 25.00


Variables for Group Instance i2c_env_pkg.t_r_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 3 1 25.00 100 1 1 0



Group Instance : i2c_env_pkg.tsu_dat_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
25.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.tsu_dat_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 3 1 25.00


Variables for Group Instance i2c_env_pkg.tsu_dat_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 3 1 25.00 100 1 1 0



Group Instance : i2c_env_pkg.t_buf_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.t_buf_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 2 2 50.00


Variables for Group Instance i2c_env_pkg.t_buf_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 2 2 50.00 100 1 1 0



Group Instance : i2c_env_pkg.thd_dat_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.thd_dat_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 2 2 50.00


Variables for Group Instance i2c_env_pkg.thd_dat_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 2 2 50.00 100 1 1 0



Group Instance : i2c_env_pkg.thd_sta_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.thd_sta_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 2 2 50.00


Variables for Group Instance i2c_env_pkg.thd_sta_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 2 2 50.00 100 1 1 0



Group Instance : i2c_env_pkg.thigh_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.thigh_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 2 2 50.00


Variables for Group Instance i2c_env_pkg.thigh_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 2 2 50.00 100 1 1 0



Group Instance : i2c_env_pkg.tlow_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.tlow_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 2 2 50.00


Variables for Group Instance i2c_env_pkg.tlow_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 2 2 50.00 100 1 1 0



Group Instance : i2c_env_pkg.tsu_sta_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.tsu_sta_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 2 2 50.00


Variables for Group Instance i2c_env_pkg.tsu_sta_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 2 2 50.00 100 1 1 0



Group Instance : i2c_env_pkg.tsu_sto_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.tsu_sto_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 2 2 50.00


Variables for Group Instance i2c_env_pkg.tsu_sto_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 2 2 50.00 100 1 1 0


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 3 1 25.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
med 0 1 1
zero 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
low 10096 1 T3 1 T4 13 T5 14


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 3 1 25.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
med 0 1 1
zero 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
low 10096 1 T3 1 T4 13 T5 14


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 3 1 25.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
med 0 1 1
zero 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
low 10195 1 T3 1 T4 13 T5 15


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 2 2 50.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
zero 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
med 29 1 T7 1 T234 1 T235 1
low 10393 1 T3 1 T4 13 T5 15


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 2 2 50.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
zero 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
med 29 1 T7 1 T234 1 T235 1
low 10166 1 T3 1 T4 13 T5 15


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 2 2 50.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
zero 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
med 14 1 T7 1 T234 1 T235 1
low 9201 1 T3 1 T4 13 T5 13


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 2 2 50.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
zero 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
med 26 1 T7 1 T234 1 T235 1
low 10275 1 T3 1 T4 13 T5 15


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 2 2 50.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
zero 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
med 26 1 T7 1 T234 1 T235 1
low 10275 1 T3 1 T4 13 T5 15


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 2 2 50.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
zero 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
med 29 1 T7 1 T234 1 T235 1
low 9186 1 T3 1 T4 13 T5 13


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 2 2 50.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
zero 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
med 14 1 T7 1 T234 1 T235 1
low 10408 1 T3 1 T4 13 T5 15

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%