dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4296 1 T2 10 T3 6 T4 6
auto[1] 2110 1 T2 2 T3 2 T4 2



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 234 1 T5 4 T9 2 T41 6
auto[134217728:268435455] 214 1 T5 4 T34 2 T90 2
auto[268435456:402653183] 206 1 T3 2 T39 2 T211 2
auto[402653184:536870911] 164 1 T18 2 T5 2 T24 2
auto[536870912:671088639] 170 1 T38 2 T41 4 T95 2
auto[671088640:805306367] 178 1 T5 2 T48 2 T41 8
auto[805306368:939524095] 224 1 T3 2 T8 2 T5 6
auto[939524096:1073741823] 206 1 T2 2 T4 2 T5 2
auto[1073741824:1207959551] 222 1 T2 2 T90 2 T41 8
auto[1207959552:1342177279] 180 1 T3 2 T18 2 T5 2
auto[1342177280:1476395007] 186 1 T2 2 T4 2 T24 2
auto[1476395008:1610612735] 194 1 T8 2 T5 2 T38 2
auto[1610612736:1744830463] 226 1 T18 2 T5 4 T27 2
auto[1744830464:1879048191] 160 1 T38 2 T49 2 T7 6
auto[1879048192:2013265919] 202 1 T24 2 T41 2 T51 2
auto[2013265920:2147483647] 210 1 T35 2 T38 2 T28 2
auto[2147483648:2281701375] 214 1 T17 2 T5 2 T24 2
auto[2281701376:2415919103] 184 1 T4 2 T17 2 T75 2
auto[2415919104:2550136831] 222 1 T2 2 T48 2 T42 2
auto[2550136832:2684354559] 164 1 T5 4 T70 2 T211 2
auto[2684354560:2818572287] 184 1 T2 2 T23 2 T93 2
auto[2818572288:2952790015] 210 1 T8 2 T5 6 T211 2
auto[2952790016:3087007743] 204 1 T23 2 T5 4 T41 2
auto[3087007744:3221225471] 202 1 T23 2 T24 2 T34 2
auto[3221225472:3355443199] 192 1 T27 2 T42 2 T7 2
auto[3355443200:3489660927] 156 1 T23 2 T5 2 T28 2
auto[3489660928:3623878655] 202 1 T5 2 T70 2 T93 2
auto[3623878656:3758096383] 222 1 T18 4 T5 2 T9 2
auto[3758096384:3892314111] 186 1 T17 2 T18 2 T5 4
auto[3892314112:4026531839] 234 1 T2 2 T17 2 T34 2
auto[4026531840:4160749567] 224 1 T4 2 T5 4 T95 2
auto[4160749568:4294967295] 230 1 T3 2 T39 2 T23 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 168 1 T5 4 T9 2 T41 6
auto[0:134217727] auto[1] 66 1 T7 4 T109 2 T141 2
auto[134217728:268435455] auto[0] 150 1 T5 4 T41 2 T95 2
auto[134217728:268435455] auto[1] 64 1 T34 2 T90 2 T7 2
auto[268435456:402653183] auto[0] 130 1 T3 2 T211 2 T49 2
auto[268435456:402653183] auto[1] 76 1 T39 2 T123 2 T433 2
auto[402653184:536870911] auto[0] 112 1 T18 2 T5 2 T24 2
auto[402653184:536870911] auto[1] 52 1 T49 2 T7 2 T198 2
auto[536870912:671088639] auto[0] 118 1 T41 4 T42 2 T7 2
auto[536870912:671088639] auto[1] 52 1 T38 2 T95 2 T57 2
auto[671088640:805306367] auto[0] 122 1 T5 2 T48 2 T41 6
auto[671088640:805306367] auto[1] 56 1 T41 2 T42 2 T57 2
auto[805306368:939524095] auto[0] 154 1 T3 2 T8 2 T5 6
auto[805306368:939524095] auto[1] 70 1 T34 2 T35 2 T211 2
auto[939524096:1073741823] auto[0] 158 1 T2 2 T4 2 T5 2
auto[939524096:1073741823] auto[1] 48 1 T41 2 T235 2 T288 2
auto[1073741824:1207959551] auto[0] 154 1 T2 2 T41 4 T45 2
auto[1073741824:1207959551] auto[1] 68 1 T90 2 T41 4 T7 2
auto[1207959552:1342177279] auto[0] 130 1 T18 2 T5 2 T211 2
auto[1207959552:1342177279] auto[1] 50 1 T3 2 T42 2 T44 2
auto[1342177280:1476395007] auto[0] 122 1 T2 2 T4 2 T24 2
auto[1342177280:1476395007] auto[1] 64 1 T75 2 T42 2 T7 2
auto[1476395008:1610612735] auto[0] 124 1 T8 2 T5 2 T38 2
auto[1476395008:1610612735] auto[1] 70 1 T41 2 T19 2 T42 2
auto[1610612736:1744830463] auto[0] 144 1 T5 2 T27 2 T28 2
auto[1610612736:1744830463] auto[1] 82 1 T18 2 T5 2 T57 2
auto[1744830464:1879048191] auto[0] 118 1 T38 2 T49 2 T7 4
auto[1744830464:1879048191] auto[1] 42 1 T7 2 T45 2 T212 2
auto[1879048192:2013265919] auto[0] 134 1 T24 2 T41 2 T51 2
auto[1879048192:2013265919] auto[1] 68 1 T42 2 T7 2 T262 2
auto[2013265920:2147483647] auto[0] 140 1 T35 2 T38 2 T28 2
auto[2013265920:2147483647] auto[1] 70 1 T7 4 T43 4 T198 2
auto[2147483648:2281701375] auto[0] 150 1 T17 2 T5 2 T24 2
auto[2147483648:2281701375] auto[1] 64 1 T41 2 T57 4 T226 2
auto[2281701376:2415919103] auto[0] 108 1 T4 2 T17 2 T34 2
auto[2281701376:2415919103] auto[1] 76 1 T75 2 T41 2 T42 2
auto[2415919104:2550136831] auto[0] 156 1 T2 2 T42 2 T7 2
auto[2415919104:2550136831] auto[1] 66 1 T48 2 T270 2 T198 2
auto[2550136832:2684354559] auto[0] 108 1 T5 4 T70 2 T211 2
auto[2550136832:2684354559] auto[1] 56 1 T43 2 T274 2 T198 2
auto[2684354560:2818572287] auto[0] 118 1 T93 2 T42 2 T7 2
auto[2684354560:2818572287] auto[1] 66 1 T2 2 T23 2 T41 2
auto[2818572288:2952790015] auto[0] 126 1 T8 2 T5 6 T49 4
auto[2818572288:2952790015] auto[1] 84 1 T211 2 T45 2 T58 2
auto[2952790016:3087007743] auto[0] 128 1 T5 2 T41 2 T42 2
auto[2952790016:3087007743] auto[1] 76 1 T23 2 T5 2 T7 2
auto[3087007744:3221225471] auto[0] 132 1 T23 2 T24 2 T93 2
auto[3087007744:3221225471] auto[1] 70 1 T34 2 T58 2 T44 2
auto[3221225472:3355443199] auto[0] 116 1 T42 2 T45 6 T58 4
auto[3221225472:3355443199] auto[1] 76 1 T27 2 T7 2 T44 4
auto[3355443200:3489660927] auto[0] 108 1 T23 2 T5 2 T28 2
auto[3355443200:3489660927] auto[1] 48 1 T7 2 T57 2 T198 2
auto[3489660928:3623878655] auto[0] 132 1 T70 2 T93 2 T41 2
auto[3489660928:3623878655] auto[1] 70 1 T5 2 T207 2 T58 2
auto[3623878656:3758096383] auto[0] 152 1 T49 2 T51 2 T25 2
auto[3623878656:3758096383] auto[1] 70 1 T18 4 T5 2 T9 2
auto[3758096384:3892314111] auto[0] 114 1 T17 2 T18 2 T5 4
auto[3758096384:3892314111] auto[1] 72 1 T207 2 T7 2 T58 2
auto[3892314112:4026531839] auto[0] 146 1 T2 2 T17 2 T34 2
auto[3892314112:4026531839] auto[1] 88 1 T42 2 T7 2 T57 2
auto[4026531840:4160749567] auto[0] 156 1 T5 2 T95 2 T7 4
auto[4026531840:4160749567] auto[1] 68 1 T4 2 T5 2 T7 4
auto[4160749568:4294967295] auto[0] 168 1 T3 2 T23 2 T41 2
auto[4160749568:4294967295] auto[1] 62 1 T39 2 T41 4 T43 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%