Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : keymgr_csr_assert_fpv
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_fpv_keymgr_csr_assert_0/keymgr_csr_assert_fpv.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.keymgr_csr_assert 100.00 100.00


Module Instance : tb.dut.keymgr_csr_assert

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
98.05 96.00 98.36 99.96 95.92 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children

Since this is the module's only instance, the coverage report is the same as for the module.
Assert Coverage for Module : keymgr_csr_assert_fpv
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 32 32 100.00 32 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 32 32 100.00 32 100.00



Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
TlulOOBAddrErr_A 22692062 19202 0 0
attest_sw_binding_0_rd_A 22692062 3072 0 0
attest_sw_binding_1_rd_A 22692062 2856 0 0
attest_sw_binding_2_rd_A 22692062 2958 0 0
attest_sw_binding_3_rd_A 22692062 2925 0 0
attest_sw_binding_4_rd_A 22692062 2721 0 0
attest_sw_binding_5_rd_A 22692062 2934 0 0
attest_sw_binding_6_rd_A 22692062 3020 0 0
attest_sw_binding_7_rd_A 22692062 2934 0 0
intr_enable_rd_A 22692062 3221 0 0
key_version_rd_A 22692062 2697 0 0
max_creator_key_ver_regwen_rd_A 22692062 2865 0 0
max_owner_int_key_ver_regwen_rd_A 22692062 2873 0 0
max_owner_key_ver_regwen_rd_A 22692062 2905 0 0
reseed_interval_regwen_rd_A 22692062 3080 0 0
salt_0_rd_A 22692062 2915 0 0
salt_1_rd_A 22692062 3134 0 0
salt_2_rd_A 22692062 2917 0 0
salt_3_rd_A 22692062 2901 0 0
salt_4_rd_A 22692062 2952 0 0
salt_5_rd_A 22692062 2849 0 0
salt_6_rd_A 22692062 2686 0 0
salt_7_rd_A 22692062 2908 0 0
sealing_sw_binding_0_rd_A 22692062 2978 0 0
sealing_sw_binding_1_rd_A 22692062 3015 0 0
sealing_sw_binding_2_rd_A 22692062 2974 0 0
sealing_sw_binding_3_rd_A 22692062 2896 0 0
sealing_sw_binding_4_rd_A 22692062 2950 0 0
sealing_sw_binding_5_rd_A 22692062 2793 0 0
sealing_sw_binding_6_rd_A 22692062 2860 0 0
sealing_sw_binding_7_rd_A 22692062 2996 0 0
sideload_clear_rd_A 22692062 2846 0 0


TlulOOBAddrErr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 19202 0 0
T5 61755 539 0 0
T6 8230 0 0 0
T22 6174 0 0 0
T45 16049 0 0 0
T46 25199 671 0 0
T47 5526 0 0 0
T52 9620 0 0 0
T61 0 558 0 0
T68 0 131 0 0
T69 0 1487 0 0
T83 14012 0 0 0
T84 6204 0 0 0
T85 2863 0 0 0
T104 0 822 0 0
T124 0 603 0 0
T125 0 26 0 0
T126 0 653 0 0
T127 0 372 0 0

attest_sw_binding_0_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 3072 0 0
T68 28602 13 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 11 0 0
T183 0 17 0 0
T184 0 6 0 0
T185 0 19 0 0
T186 0 46 0 0
T187 0 14 0 0
T188 0 37 0 0
T189 0 20 0 0
T190 0 8 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

attest_sw_binding_1_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2856 0 0
T68 28602 10 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 3 0 0
T183 0 9 0 0
T184 0 19 0 0
T185 0 45 0 0
T186 0 18 0 0
T187 0 18 0 0
T188 0 25 0 0
T189 0 29 0 0
T190 0 7 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

attest_sw_binding_2_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2958 0 0
T68 28602 7 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 2 0 0
T183 0 16 0 0
T184 0 22 0 0
T185 0 31 0 0
T186 0 30 0 0
T187 0 5 0 0
T188 0 16 0 0
T189 0 6 0 0
T190 0 13 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

attest_sw_binding_3_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2925 0 0
T68 28602 15 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 18 0 0
T183 0 7 0 0
T184 0 26 0 0
T185 0 42 0 0
T186 0 17 0 0
T187 0 10 0 0
T188 0 14 0 0
T189 0 11 0 0
T190 0 6 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

attest_sw_binding_4_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2721 0 0
T68 28602 12 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 6 0 0
T183 0 6 0 0
T184 0 8 0 0
T185 0 29 0 0
T186 0 24 0 0
T187 0 10 0 0
T188 0 10 0 0
T189 0 25 0 0
T190 0 4 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

attest_sw_binding_5_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2934 0 0
T68 28602 11 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 13 0 0
T183 0 27 0 0
T184 0 29 0 0
T185 0 16 0 0
T186 0 37 0 0
T187 0 12 0 0
T188 0 13 0 0
T189 0 6 0 0
T190 0 11 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

attest_sw_binding_6_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 3020 0 0
T68 28602 15 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 11 0 0
T183 0 26 0 0
T184 0 17 0 0
T185 0 14 0 0
T186 0 46 0 0
T187 0 5 0 0
T188 0 16 0 0
T189 0 10 0 0
T190 0 3 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

attest_sw_binding_7_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2934 0 0
T68 28602 23 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 13 0 0
T183 0 11 0 0
T184 0 11 0 0
T185 0 28 0 0
T186 0 15 0 0
T187 0 11 0 0
T188 0 26 0 0
T189 0 38 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0
T198 0 1 0 0

intr_enable_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 3221 0 0
T68 28602 20 0 0
T76 72090 28 0 0
T77 0 14 0 0
T81 0 42 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T139 0 8 0 0
T183 0 7 0 0
T184 0 27 0 0
T185 0 27 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T199 0 13 0 0
T200 0 16 0 0
T201 19269 0 0 0
T202 3885 0 0 0

key_version_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2697 0 0
T68 28602 2 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 9 0 0
T183 0 25 0 0
T184 0 12 0 0
T185 0 36 0 0
T186 0 17 0 0
T187 0 11 0 0
T188 0 16 0 0
T189 0 8 0 0
T190 0 12 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

max_creator_key_ver_regwen_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2865 0 0
T68 28602 22 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 8 0 0
T183 0 16 0 0
T184 0 31 0 0
T185 0 28 0 0
T186 0 14 0 0
T187 0 5 0 0
T188 0 16 0 0
T189 0 20 0 0
T190 0 15 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

max_owner_int_key_ver_regwen_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2873 0 0
T68 28602 15 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 10 0 0
T183 0 8 0 0
T184 0 16 0 0
T185 0 32 0 0
T186 0 27 0 0
T187 0 19 0 0
T188 0 24 0 0
T189 0 20 0 0
T190 0 10 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

max_owner_key_ver_regwen_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2905 0 0
T68 28602 22 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 9 0 0
T183 0 9 0 0
T184 0 2 0 0
T185 0 18 0 0
T186 0 32 0 0
T187 0 6 0 0
T188 0 17 0 0
T189 0 12 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0
T203 0 426 0 0

reseed_interval_regwen_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 3080 0 0
T68 28602 16 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 13 0 0
T183 0 12 0 0
T184 0 22 0 0
T185 0 32 0 0
T186 0 21 0 0
T187 0 13 0 0
T188 0 14 0 0
T189 0 27 0 0
T190 0 3 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

salt_0_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2915 0 0
T68 28602 11 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 2 0 0
T183 0 21 0 0
T184 0 31 0 0
T185 0 42 0 0
T186 0 34 0 0
T187 0 20 0 0
T188 0 9 0 0
T189 0 6 0 0
T190 0 14 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

salt_1_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 3134 0 0
T68 0 9 0 0
T72 123555 0 0 0
T76 72090 0 0 0
T183 0 3 0 0
T184 0 13 0 0
T185 0 32 0 0
T186 0 41 0 0
T187 0 21 0 0
T188 0 17 0 0
T189 0 14 0 0
T201 19269 0 0 0
T204 5229 3 0 0
T205 0 3 0 0
T206 6518 0 0 0
T207 8538 0 0 0
T208 3602 0 0 0
T209 1083 0 0 0
T210 8042 0 0 0
T211 8199 0 0 0

salt_2_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2917 0 0
T68 28602 18 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 2 0 0
T183 0 20 0 0
T184 0 8 0 0
T185 0 21 0 0
T186 0 17 0 0
T187 0 28 0 0
T188 0 22 0 0
T189 0 8 0 0
T190 0 12 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

salt_3_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2901 0 0
T68 28602 6 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 13 0 0
T183 0 11 0 0
T185 0 32 0 0
T186 0 35 0 0
T187 0 10 0 0
T188 0 20 0 0
T189 0 30 0 0
T190 0 19 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0
T212 0 3 0 0

salt_4_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2952 0 0
T68 28602 18 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 8 0 0
T183 0 27 0 0
T184 0 22 0 0
T185 0 29 0 0
T186 0 25 0 0
T187 0 14 0 0
T188 0 23 0 0
T189 0 13 0 0
T190 0 13 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

salt_5_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2849 0 0
T68 28602 26 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 7 0 0
T183 0 10 0 0
T184 0 7 0 0
T185 0 48 0 0
T186 0 30 0 0
T187 0 22 0 0
T188 0 17 0 0
T189 0 18 0 0
T190 0 7 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

salt_6_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2686 0 0
T68 28602 3 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 11 0 0
T183 0 21 0 0
T184 0 27 0 0
T185 0 35 0 0
T186 0 19 0 0
T187 0 24 0 0
T188 0 18 0 0
T189 0 23 0 0
T190 0 14 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

salt_7_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2908 0 0
T68 28602 13 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 11 0 0
T183 0 11 0 0
T184 0 5 0 0
T185 0 20 0 0
T186 0 40 0 0
T187 0 18 0 0
T188 0 16 0 0
T189 0 19 0 0
T190 0 9 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

sealing_sw_binding_0_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2978 0 0
T68 28602 14 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 6 0 0
T183 0 9 0 0
T184 0 8 0 0
T185 0 29 0 0
T186 0 24 0 0
T187 0 21 0 0
T188 0 21 0 0
T189 0 5 0 0
T190 0 15 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

sealing_sw_binding_1_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 3015 0 0
T68 28602 26 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 13 0 0
T183 0 8 0 0
T184 0 12 0 0
T185 0 33 0 0
T186 0 29 0 0
T187 0 14 0 0
T188 0 13 0 0
T189 0 15 0 0
T190 0 5 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

sealing_sw_binding_2_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2974 0 0
T68 28602 10 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T183 0 7 0 0
T184 0 30 0 0
T185 0 43 0 0
T186 0 41 0 0
T187 0 10 0 0
T188 0 9 0 0
T189 0 36 0 0
T190 0 2 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0
T212 0 6 0 0

sealing_sw_binding_3_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2896 0 0
T68 28602 24 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 5 0 0
T183 0 12 0 0
T184 0 10 0 0
T185 0 41 0 0
T186 0 36 0 0
T187 0 15 0 0
T188 0 7 0 0
T189 0 28 0 0
T190 0 11 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

sealing_sw_binding_4_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2950 0 0
T68 28602 13 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 9 0 0
T183 0 20 0 0
T184 0 2 0 0
T185 0 24 0 0
T186 0 18 0 0
T187 0 16 0 0
T188 0 19 0 0
T189 0 17 0 0
T190 0 10 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

sealing_sw_binding_5_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2793 0 0
T68 28602 7 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 16 0 0
T183 0 6 0 0
T184 0 10 0 0
T185 0 31 0 0
T186 0 21 0 0
T187 0 15 0 0
T188 0 24 0 0
T189 0 5 0 0
T190 0 13 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

sealing_sw_binding_6_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2860 0 0
T68 28602 7 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 9 0 0
T183 0 13 0 0
T184 0 6 0 0
T185 0 50 0 0
T186 0 25 0 0
T187 0 13 0 0
T188 0 20 0 0
T189 0 17 0 0
T190 0 7 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

sealing_sw_binding_7_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2996 0 0
T68 28602 4 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 6 0 0
T183 0 21 0 0
T184 0 9 0 0
T185 0 32 0 0
T186 0 35 0 0
T187 0 28 0 0
T188 0 10 0 0
T189 0 15 0 0
T190 0 11 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

sideload_clear_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 22692062 2846 0 0
T68 28602 6 0 0
T124 29065 0 0 0
T138 225350 0 0 0
T144 0 9 0 0
T183 0 7 0 0
T184 0 16 0 0
T185 0 47 0 0
T186 0 31 0 0
T187 0 9 0 0
T188 0 11 0 0
T189 0 17 0 0
T190 0 4 0 0
T191 10313 0 0 0
T192 72610 0 0 0
T193 5476 0 0 0
T194 14079 0 0 0
T195 4786 0 0 0
T196 13282 0 0 0
T197 4142 0 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%